diff options
author | Beleswar Padhi <b-padhi@ti.com> | 2025-07-11 11:29:50 +0530 |
---|---|---|
committer | Ryan Eatmon <reatmon@ti.com> | 2025-07-11 12:36:42 -0500 |
commit | fcd6f18187b25e896fe2702f37281350b74a2ce7 (patch) | |
tree | 902fc553ff6bfcea8f433fffa81064c39a170e27 | |
parent | 272390d0f6183ebab4d7fa81c689a35a125aebc6 (diff) | |
download | meta-ti-fcd6f18187b25e896fe2702f37281350b74a2ce7.tar.gz |
linux-ti-staging-rt_6.12: Add ARM32 RT branch
While all ARM64 devices use the same branch for RT and non-RT builds,
the ARM32 devices have a separate branch for RT Kernel which is
"ti-rt-linux-6.12.y-arm32". Update the BRANCH and SRCREV for ARM32
devices for RT builds.
Signed-off-by: Beleswar Padhi <b-padhi@ti.com>
Signed-off-by: Ryan Eatmon <reatmon@ti.com>
-rw-r--r-- | meta-ti-bsp/recipes-kernel/linux/linux-ti-staging-rt_6.12.bb | 11 |
1 files changed, 11 insertions, 0 deletions
diff --git a/meta-ti-bsp/recipes-kernel/linux/linux-ti-staging-rt_6.12.bb b/meta-ti-bsp/recipes-kernel/linux/linux-ti-staging-rt_6.12.bb index 9e5c4ee4..3a3df0e6 100644 --- a/meta-ti-bsp/recipes-kernel/linux/linux-ti-staging-rt_6.12.bb +++ b/meta-ti-bsp/recipes-kernel/linux/linux-ti-staging-rt_6.12.bb | |||
@@ -6,4 +6,15 @@ KERNEL_LOCALVERSION:append = "-rt" | |||
6 | # This will have priority over generic non-rt path | 6 | # This will have priority over generic non-rt path |
7 | FILESEXTRAPATHS:prepend := "${THISDIR}/${PN}-6.12:" | 7 | FILESEXTRAPATHS:prepend := "${THISDIR}/${PN}-6.12:" |
8 | 8 | ||
9 | BRANCH_ARM32 = "ti-rt-linux-6.12.y-arm32" | ||
10 | SRCREV_ARM32 = "f0e4f5ca0905956c70779b31663f594c08c6a3bc" | ||
11 | |||
12 | BRANCH:ti33x = "${BRANCH_ARM32}" | ||
13 | BRANCH:ti43x = "${BRANCH_ARM32}" | ||
14 | BRANCH:am57xx = "${BRANCH_ARM32}" | ||
15 | |||
16 | SRCREV:ti33x = "${SRCREV_ARM32}" | ||
17 | SRCREV:ti43x = "${SRCREV_ARM32}" | ||
18 | SRCREV:am57xx = "${SRCREV_ARM32}" | ||
19 | |||
9 | include ${@ 'recipes-kernel/linux/ti-extras-rt.inc' if d.getVar('TI_EXTRAS') else ''} | 20 | include ${@ 'recipes-kernel/linux/ti-extras-rt.inc' if d.getVar('TI_EXTRAS') else ''} |