summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorNathan Rossi <nathan.rossi@xilinx.com>2015-04-21 14:12:42 +1000
committerNathan Rossi <nathan.rossi@xilinx.com>2015-04-21 14:12:42 +1000
commit965b8e54c45b60e9d346178c8285552c3d70c28d (patch)
tree3605164372cc325ed97d83c8c824af7b093b7996
parent771ca5f0e643a72eddcccde9cd19fbf49ff81650 (diff)
downloadmeta-xilinx-965b8e54c45b60e9d346178c8285552c3d70c28d.tar.gz
zynq7-base.dtsi: Update bindings for PHYs attached to ethernet nodes
* Update the bindings to match upstream definitions for the PHY * The macb driver does not follow the phy-handle property and relies on the PHY being located as the first child node of the ethernet device * Remove the MDIO node and update all boards to nest the PHY as the first child node of the ethernet device, this change is backward compatible with the bindings for the linux-xlnx xemacps driver which follows the phy-handle definition Signed-off-by: Nathan Rossi <nathan.rossi@xilinx.com>
-rw-r--r--conf/machine/boards/common/zynq7-base.dtsi16
-rw-r--r--conf/machine/boards/microzed/microzed-zynq7-board.dtsi10
-rw-r--r--conf/machine/boards/picozed/picozed-zynq7-board.dtsi10
-rw-r--r--conf/machine/boards/qemu/qemuzynq-base.dtsi8
-rw-r--r--conf/machine/boards/zc702/zc702-zynq7-board.dtsi10
-rw-r--r--conf/machine/boards/zc706/zc706-zynq7-board.dtsi10
-rw-r--r--conf/machine/boards/zedboard/zedboard-zynq7-board.dtsi12
-rw-r--r--conf/machine/boards/zybo/zybo-zynq7-board.dtsi10
8 files changed, 31 insertions, 55 deletions
diff --git a/conf/machine/boards/common/zynq7-base.dtsi b/conf/machine/boards/common/zynq7-base.dtsi
index a58cf479..5edbdb1f 100644
--- a/conf/machine/boards/common/zynq7-base.dtsi
+++ b/conf/machine/boards/common/zynq7-base.dtsi
@@ -33,11 +33,9 @@
33 * ... 33 * ...
34 * ps7_axi_interconnect_0: amba@0 { 34 * ps7_axi_interconnect_0: amba@0 {
35 * ps7_ethernet_0: ps7-ethernet@e000b000 { 35 * ps7_ethernet_0: ps7-ethernet@e000b000 {
36 * mdio { 36 * phy0: phy@7 {
37 * phy0: phy@7 { 37 * device_type = "ethernet-phy";
38 * device_type = "ethernet-phy"; 38 * reg = <7>;
39 * reg = <7>;
40 * } ;
41 * } ; 39 * } ;
42 * } ; 40 * } ;
43 * } ; 41 * } ;
@@ -277,10 +275,6 @@
277 xlnx,eth-mode = <0x1>; 275 xlnx,eth-mode = <0x1>;
278 xlnx,has-mdio = <0x1>; 276 xlnx,has-mdio = <0x1>;
279 xlnx,ptp-enet-clock = <111111115>; 277 xlnx,ptp-enet-clock = <111111115>;
280 mdio {
281 #address-cells = <1>;
282 #size-cells = <0>;
283 } ;
284 } ; 278 } ;
285 ps7_ethernet_1: ps7-ethernet@e000c000 { 279 ps7_ethernet_1: ps7-ethernet@e000c000 {
286 #address-cells = <1>; 280 #address-cells = <1>;
@@ -296,10 +290,6 @@
296 xlnx,eth-mode = <0x1>; 290 xlnx,eth-mode = <0x1>;
297 xlnx,has-mdio = <0x1>; 291 xlnx,has-mdio = <0x1>;
298 xlnx,ptp-enet-clock = <111111115>; 292 xlnx,ptp-enet-clock = <111111115>;
299 mdio {
300 #address-cells = <1>;
301 #size-cells = <0>;
302 } ;
303 } ; 293 } ;
304 294
305 ps7_gpio_0: ps7-gpio@e000a000 { 295 ps7_gpio_0: ps7-gpio@e000a000 {
diff --git a/conf/machine/boards/microzed/microzed-zynq7-board.dtsi b/conf/machine/boards/microzed/microzed-zynq7-board.dtsi
index 91630b14..9c57b6de 100644
--- a/conf/machine/boards/microzed/microzed-zynq7-board.dtsi
+++ b/conf/machine/boards/microzed/microzed-zynq7-board.dtsi
@@ -16,12 +16,10 @@
16 ps7_ethernet_0: ps7-ethernet@e000b000 { 16 ps7_ethernet_0: ps7-ethernet@e000b000 {
17 phy-handle = <&phy0>; 17 phy-handle = <&phy0>;
18 phy-mode = "rgmii-id"; 18 phy-mode = "rgmii-id";
19 mdio { 19 phy0: phy@0 {
20 phy0: phy@0 { 20 compatible = "marvell,88e1512";
21 compatible = "marvell,88e1512"; 21 device_type = "ethernet-phy";
22 device_type = "ethernet-phy"; 22 reg = <0>;
23 reg = <0>;
24 } ;
25 } ; 23 } ;
26 } ; 24 } ;
27 ps7_qspi_0: ps7-qspi@e000d000 { 25 ps7_qspi_0: ps7-qspi@e000d000 {
diff --git a/conf/machine/boards/picozed/picozed-zynq7-board.dtsi b/conf/machine/boards/picozed/picozed-zynq7-board.dtsi
index 2a14ea3f..ceadc0c6 100644
--- a/conf/machine/boards/picozed/picozed-zynq7-board.dtsi
+++ b/conf/machine/boards/picozed/picozed-zynq7-board.dtsi
@@ -12,12 +12,10 @@
12 ps7_ethernet_0: ps7-ethernet@e000b000 { 12 ps7_ethernet_0: ps7-ethernet@e000b000 {
13 phy-handle = <&phy0>; 13 phy-handle = <&phy0>;
14 phy-mode = "rgmii-id"; 14 phy-mode = "rgmii-id";
15 mdio { 15 phy0: phy@0 {
16 phy0: phy@0 { 16 compatible = "marvell,88e1512";
17 compatible = "marvell,88e1512"; 17 device_type = "ethernet-phy";
18 device_type = "ethernet-phy"; 18 reg = <0>;
19 reg = <0>;
20 } ;
21 } ; 19 } ;
22 } ; 20 } ;
23 ps7_qspi_0: ps7-qspi@e000d000 { 21 ps7_qspi_0: ps7-qspi@e000d000 {
diff --git a/conf/machine/boards/qemu/qemuzynq-base.dtsi b/conf/machine/boards/qemu/qemuzynq-base.dtsi
index a2f06657..9d6b8c75 100644
--- a/conf/machine/boards/qemu/qemuzynq-base.dtsi
+++ b/conf/machine/boards/qemu/qemuzynq-base.dtsi
@@ -19,11 +19,9 @@
19 clocks = <&clkc 30>, <&clkc 30>, <&clk125mhz>, <&clk125mhz>, <&clkc 30>; 19 clocks = <&clkc 30>, <&clkc 30>, <&clk125mhz>, <&clk125mhz>, <&clkc 30>;
20 phy-handle = <&phy0>; 20 phy-handle = <&phy0>;
21 phy-mode = "gmii"; 21 phy-mode = "gmii";
22 mdio { 22 phy0: phy@23 {
23 phy0: phy@23 { 23 device_type = "ethernet-phy";
24 device_type = "ethernet-phy"; 24 reg = <23>;
25 reg = <23>;
26 } ;
27 } ; 25 } ;
28 } ; 26 } ;
29 ps7_qspi_0: ps7-qspi@e000d000 { 27 ps7_qspi_0: ps7-qspi@e000d000 {
diff --git a/conf/machine/boards/zc702/zc702-zynq7-board.dtsi b/conf/machine/boards/zc702/zc702-zynq7-board.dtsi
index 557b4b82..42a2b15e 100644
--- a/conf/machine/boards/zc702/zc702-zynq7-board.dtsi
+++ b/conf/machine/boards/zc702/zc702-zynq7-board.dtsi
@@ -16,12 +16,10 @@
16 ps7_ethernet_0: ps7-ethernet@e000b000 { 16 ps7_ethernet_0: ps7-ethernet@e000b000 {
17 phy-handle = <&phy0>; 17 phy-handle = <&phy0>;
18 phy-mode = "rgmii-id"; 18 phy-mode = "rgmii-id";
19 mdio { 19 phy0: phy@7 {
20 phy0: phy@7 { 20 compatible = "marvell,88e1116r";
21 compatible = "marvell,88e1116r"; 21 device_type = "ethernet-phy";
22 device_type = "ethernet-phy"; 22 reg = <7>;
23 reg = <7>;
24 } ;
25 } ; 23 } ;
26 } ; 24 } ;
27 ps7_qspi_0: ps7-qspi@e000d000 { 25 ps7_qspi_0: ps7-qspi@e000d000 {
diff --git a/conf/machine/boards/zc706/zc706-zynq7-board.dtsi b/conf/machine/boards/zc706/zc706-zynq7-board.dtsi
index a7669829..7929d2c1 100644
--- a/conf/machine/boards/zc706/zc706-zynq7-board.dtsi
+++ b/conf/machine/boards/zc706/zc706-zynq7-board.dtsi
@@ -16,12 +16,10 @@
16 ps7_ethernet_0: ps7-ethernet@e000b000 { 16 ps7_ethernet_0: ps7-ethernet@e000b000 {
17 phy-handle = <&phy0>; 17 phy-handle = <&phy0>;
18 phy-mode = "rgmii-id"; 18 phy-mode = "rgmii-id";
19 mdio { 19 phy0: phy@7 {
20 phy0: phy@7 { 20 compatible = "marvell,88e1116r";
21 compatible = "marvell,88e1116r"; 21 device_type = "ethernet-phy";
22 device_type = "ethernet-phy"; 22 reg = <7>;
23 reg = <7>;
24 } ;
25 } ; 23 } ;
26 } ; 24 } ;
27 ps7_qspi_0: ps7-qspi@e000d000 { 25 ps7_qspi_0: ps7-qspi@e000d000 {
diff --git a/conf/machine/boards/zedboard/zedboard-zynq7-board.dtsi b/conf/machine/boards/zedboard/zedboard-zynq7-board.dtsi
index 24905e87..255c5e8a 100644
--- a/conf/machine/boards/zedboard/zedboard-zynq7-board.dtsi
+++ b/conf/machine/boards/zedboard/zedboard-zynq7-board.dtsi
@@ -16,13 +16,11 @@
16 ps7_ethernet_0: ps7-ethernet@e000b000 { 16 ps7_ethernet_0: ps7-ethernet@e000b000 {
17 phy-handle = <&phy0>; 17 phy-handle = <&phy0>;
18 phy-mode = "rgmii-id"; 18 phy-mode = "rgmii-id";
19 mdio { 19 phy0: phy@0 {
20 phy0: phy@0 { 20 compatible = "marvell,88e1518", "marvell,88e1510";
21 compatible = "marvell,88e1518", "marvell,88e1510"; 21 device_type = "ethernet-phy";
22 device_type = "ethernet-phy"; 22 reg = <0>;
23 reg = <0>; 23 marvell,reg-init = <3 16 0xff00 0x1e 3 17 0xfff0 0x0a>;
24 marvell,reg-init = <3 16 0xff00 0x1e 3 17 0xfff0 0x0a>;
25 } ;
26 } ; 24 } ;
27 } ; 25 } ;
28 ps7_usb_0: ps7-usb@e0002000 { 26 ps7_usb_0: ps7-usb@e0002000 {
diff --git a/conf/machine/boards/zybo/zybo-zynq7-board.dtsi b/conf/machine/boards/zybo/zybo-zynq7-board.dtsi
index e0b5e192..c575edf8 100644
--- a/conf/machine/boards/zybo/zybo-zynq7-board.dtsi
+++ b/conf/machine/boards/zybo/zybo-zynq7-board.dtsi
@@ -18,12 +18,10 @@
18 ps7_ethernet_0: ps7-ethernet@e000b000 { 18 ps7_ethernet_0: ps7-ethernet@e000b000 {
19 phy-handle = <&phy0>; 19 phy-handle = <&phy0>;
20 phy-mode = "rgmii-id"; 20 phy-mode = "rgmii-id";
21 mdio { 21 phy0: phy@0 {
22 phy0: phy@0 { 22 compatible = "realtek,rtl8211e";
23 compatible = "realtek,rtl8211e"; 23 device_type = "ethernet-phy";
24 device_type = "ethernet-phy"; 24 reg = <0>;
25 reg = <0>;
26 } ;
27 } ; 25 } ;
28 } ; 26 } ;
29 ps7_qspi_0: ps7-qspi@e000d000 { 27 ps7_qspi_0: ps7-qspi@e000d000 {