summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorSalih Erim <salih.erim@amd.com>2025-02-07 13:02:52 +0000
committerMark Hatle <mark.hatle@amd.com>2025-02-11 09:55:04 -0600
commit185a325b9c49c71b74f4a9d80afa79d8dee8c7c9 (patch)
treed8fe176793d1af9d02950c71d1128910ed458996
parent066de7c93b1981c06a116521d148f452c18b140f (diff)
downloadmeta-xilinx-185a325b9c49c71b74f4a9d80afa79d8dee8c7c9.tar.gz
raft: Update SRCREV
Changelog: power-management: Initial support for VE-X-A2112-00 board power-management: Copyright dates updated to 2025 power-management: MPQ72693 voltage get and set scaling power-management: Power sensors configs read & write updated. Signed-off-by: Salih Erim <salih.erim@amd.com> Signed-off-by: Mark Hatle <mark.hatle@amd.com>
-rw-r--r--meta-xilinx-core/recipes-apps/raft/raft_2024.2.bb2
1 files changed, 1 insertions, 1 deletions
diff --git a/meta-xilinx-core/recipes-apps/raft/raft_2024.2.bb b/meta-xilinx-core/recipes-apps/raft/raft_2024.2.bb
index 91800c50..d31a2827 100644
--- a/meta-xilinx-core/recipes-apps/raft/raft_2024.2.bb
+++ b/meta-xilinx-core/recipes-apps/raft/raft_2024.2.bb
@@ -6,7 +6,7 @@ LIC_FILES_CHKSUM = " \
6" 6"
7BRANCH = "2024.2" 7BRANCH = "2024.2"
8SRC_URI = "git://github.com/Xilinx/RAFT;protocol=https;branch=${BRANCH}" 8SRC_URI = "git://github.com/Xilinx/RAFT;protocol=https;branch=${BRANCH}"
9SRCREV = "7893a57cc70c85d1699693b1a586547863b8d8bf" 9SRCREV = "43b63b273d5ae4ef71092b77f2694919408dcf92"
10 10
11inherit update-rc.d systemd 11inherit update-rc.d systemd
12 12