summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorManjukumar Matha <manjukumar.harthikote-matha@xilinx.com>2018-12-04 16:49:14 -0800
committerManjukumar Matha <manjukumar.harthikote-matha@xilinx.com>2019-06-28 15:04:56 -0700
commit0668bac3c9dde4c7e301383691db22d0f7f411f3 (patch)
treee13a9d7c07bba777cfc9e4e0a19ebd19701fec1c
parent725f0b0ffb49ba8f07f6ca5a6bcc36c83eb4162c (diff)
downloadmeta-xilinx-0668bac3c9dde4c7e301383691db22d0f7f411f3.tar.gz
arm-trusted-firmware.inc: Add support to build ATF for versal devices
Add support to build ATF for versal devices Signed-off-by: Manjukumar Matha <manjukumar.harthikote-matha@xilinx.com>
-rw-r--r--meta-xilinx-bsp/recipes-bsp/arm-trusted-firmware/arm-trusted-firmware.inc14
1 files changed, 12 insertions, 2 deletions
diff --git a/meta-xilinx-bsp/recipes-bsp/arm-trusted-firmware/arm-trusted-firmware.inc b/meta-xilinx-bsp/recipes-bsp/arm-trusted-firmware/arm-trusted-firmware.inc
index d64fad9c..1b428195 100644
--- a/meta-xilinx-bsp/recipes-bsp/arm-trusted-firmware/arm-trusted-firmware.inc
+++ b/meta-xilinx-bsp/recipes-bsp/arm-trusted-firmware/arm-trusted-firmware.inc
@@ -25,9 +25,12 @@ SRC_URI = "${REPO};${BRANCHARG}"
25ATF_BASE_NAME ?= "${PN}-${PKGE}-${PKGV}-${PKGR}-${DATETIME}" 25ATF_BASE_NAME ?= "${PN}-${PKGE}-${PKGV}-${PKGR}-${DATETIME}"
26ATF_BASE_NAME[vardepsexclude] = "DATETIME" 26ATF_BASE_NAME[vardepsexclude] = "DATETIME"
27 27
28COMPATIBLE_MACHINE = "zynqmp" 28COMPATIBLE_MACHINE ?= "^$"
29PLATFORM_zynqmp = "zynqmp" 29COMPATIBLE_MACHINE_zynqmp = ".*"
30COMPATIBLE_MACHINE_versal = ".*"
30 31
32PLATFORM_zynqmp = "zynqmp"
33PLATFORM_versal = "versal"
31 34
32# requires CROSS_COMPILE set by hand as there is no configure script 35# requires CROSS_COMPILE set by hand as there is no configure script
33export CROSS_COMPILE="${TARGET_PREFIX}" 36export CROSS_COMPILE="${TARGET_PREFIX}"
@@ -40,9 +43,13 @@ LD[unexport] = "1"
40 43
41ATF_CONSOLE ?= "" 44ATF_CONSOLE ?= ""
42ATF_CONSOLE_zynqmp = "cadence" 45ATF_CONSOLE_zynqmp = "cadence"
46ATF_CONSOLE_versal ?= "pl011"
43 47
44DEBUG ?= "" 48DEBUG ?= ""
49DEBUG_versal ?= "1"
50
45EXTRA_OEMAKE_zynqmp_append = "${@' ZYNQMP_CONSOLE=${ATF_CONSOLE}' if d.getVar('ATF_CONSOLE', True) != '' else ''}" 51EXTRA_OEMAKE_zynqmp_append = "${@' ZYNQMP_CONSOLE=${ATF_CONSOLE}' if d.getVar('ATF_CONSOLE', True) != '' else ''}"
52EXTRA_OEMAKE_append_versal = "${@' VERSAL_CONSOLE=${ATF_CONSOLE}' if d.getVar('ATF_CONSOLE', True) != '' else ''}"
46EXTRA_OEMAKE_append = " ${@bb.utils.contains('DEBUG', '1', ' DEBUG=${DEBUG}', '', d)}" 53EXTRA_OEMAKE_append = " ${@bb.utils.contains('DEBUG', '1', ' DEBUG=${DEBUG}', '', d)}"
47 54
48OUTPUT_DIR = "${@bb.utils.contains('DEBUG', '1', '${B}/${PLATFORM}/debug', '${B}/${PLATFORM}/release', d)}" 55OUTPUT_DIR = "${@bb.utils.contains('DEBUG', '1', '${B}/${PLATFORM}/debug', '${B}/${PLATFORM}/release', d)}"
@@ -53,6 +60,9 @@ ATF_MEM_SIZE ?= ""
53EXTRA_OEMAKE_zynqmp_append = "${@' ZYNQMP_ATF_MEM_BASE=${ATF_MEM_BASE}' if d.getVar('ATF_MEM_BASE', True) != '' else ''}" 60EXTRA_OEMAKE_zynqmp_append = "${@' ZYNQMP_ATF_MEM_BASE=${ATF_MEM_BASE}' if d.getVar('ATF_MEM_BASE', True) != '' else ''}"
54EXTRA_OEMAKE_zynqmp_append = "${@' ZYNQMP_ATF_MEM_SIZE=${ATF_MEM_SIZE}' if d.getVar('ATF_MEM_SIZE', True) != '' else ''}" 61EXTRA_OEMAKE_zynqmp_append = "${@' ZYNQMP_ATF_MEM_SIZE=${ATF_MEM_SIZE}' if d.getVar('ATF_MEM_SIZE', True) != '' else ''}"
55 62
63EXTRA_OEMAKE_append_versal = "${@' VERSAL_ATF_MEM_BASE=${ATF_MEM_BASE}' if d.getVar('ATF_MEM_BASE', True) != '' else ''}"
64EXTRA_OEMAKE_append_versal = "${@' VERSAL_ATF_MEM_SIZE=${ATF_MEM_SIZE}' if d.getVar('ATF_MEM_SIZE', True) != '' else ''}"
65
56do_configure() { 66do_configure() {
57 oe_runmake clean -C ${S} BUILD_BASE=${B} PLAT=${PLATFORM} 67 oe_runmake clean -C ${S} BUILD_BASE=${B} PLAT=${PLATFORM}
58} 68}