summaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
* Updated SRCREV of embeddedsw for 2023.2_8743Sivaprasad Addepalli2023-04-201-1/+1
| | | | | | | | | | | | rfdc: Enable workaround for a specific version of libidn.so needed by cmake XilinxProcessorIPLib: drivers: aiengine: Add support for system device-tree flow plm: versal: Remove xplm_modules from PPU1 RAM XilinxProcessorIPLib: drivers: CMakeLists.txt: Add required cmake meta-data for libxil xilpuf: Fix PUF auxiliary convergence error versal_psmfw: versal_net: reduce partition count xilpm: versal: server: Update BFR-B pre-config sequence Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
* Updated SRCREV of linux-xlnx for 2023.2_1711Sivaprasad Addepalli2023-04-201-1/+1
| | | | | mtd: spi-nor: Fix flash lock failure in Macronix flashes Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
* Updated SRCREV of dts for 2023.2_5559Sivaprasad Addepalli2023-04-191-1/+1
| | | | | Makefile: Add auto-gen-dts target Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
* Updated SRCREV of qemu for 2023.2_6067Sivaprasad Addepalli2023-04-191-1/+1
| | | | | versal-pmx-iou-slcr: Init the mux configuration Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
* Updated SRCREV of aie-rt for 2023.2_3835Sivaprasad Addepalli2023-04-181-1/+1
| | | | | fal: data: Update version to 1.4 Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
* Updated SRCREV of qemu for 2023.2_6027Sivaprasad Addepalli2023-04-181-1/+1
| | | | | | xlnx_dp: fetch data after vertical sync Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
* Updated Commit IDSiva Addepalli2023-04-181-0/+0
| | | | | | | Kconfig.part: Add config option for BB_NUMBER_PARSE_THREADS in tool Kconfig-aarch64.part:Kconfig-arm.part: Update help section for package_feeds Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
* Update xrt, zocl commit idrbramand2023-04-171-1/+1
| | | | | | | | | changelog : fix for channel numbers in MEM tiles (#7496) CR-1159385: Finished BD event is missing for memtile trace for AIE-ML designs for input_channels (#7495) Signed-off-by: rbramand <rbramand@xilinx.com> Signed-off-by: Mark Hatle <mark.hatle@amd.com>
* Updated SRCREV of embeddedsw for 2023.2_4219Sivaprasad Addepalli2023-04-171-1/+1
| | | | | | | versal_psmfw: versal_net: set local power state at last emacps: example: Fix GEM1 base address check. Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
* Updated SRCREV of linux-xlnx for 2023.2_5543Sivaprasad Addepalli2023-04-141-1/+1
| | | | | | mtd: spi-nor: Fix flash protection failure on Winbond 16MB flash parts net: axienet: Fix memory leak issue Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
* xilinx-standalone.inc: Remove security_flags.incMark Hatle2023-04-131-4/+0
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Inclusion of security_flags.inc lead to a number of problems with the baremetal distributions: *ARM v8* aarch64-xilinx-elf-ld: testA53.elf: error: PHDR segment not covered by LOAD segment aarch64-xilinx-elf-ld: warning: testA53.elf has a LOAD segment with RWX permissions *ARM v7* arm-xilinx-eabi-ld: .../aarch32-xilinx-eabi/usr/lib/thumb/v7-a+fp/hard/crtbegin.o: relocation R_ARM_THM_MOVW_ABS_NC against `a local symbol' can not be used when making a shared object; recompile with -fPIC The configuration that works: export CFLAGS=" -O2 -pipe -g -feliminate-unused-debug-types " export CXXFLAGS=" -O2 -pipe -g -feliminate-unused-debug-types " export LDFLAGS="-Wl,-O1 -Wl,--hash-style=gnu -Wl,--as-needed -Wl,-z,relro,-z,now" export CPPFLAGS="" Configuration that provides the warnings/errors: export CFLAGS=" -O2 -pipe -g -feliminate-unused-debug-types " export CXXFLAGS=" -O2 -pipe -g -feliminate-unused-debug-types " export LDFLAGS="-Wl,-O1 -Wl,--hash-style=gnu -Wl,--as-needed " export CPPFLAGS="" The LDFLAGS was introdued by the security_flags.inc, the SECURITY_CFLGAS:class-target ?= "" and SECURITY_LDFLAGS:class-target ?= "" was supposed to prevent this, however the cross compiler is built in the cross or canadian-cross or other context and NOT target. Additionally the SDK environment is configured in the nativesdk environment, so the default values may not match the configured (target) compiler and CFLAGS. Removing security_flags.inc resolves both of these issues, as the security flags don't really do anything on a baremetal configuration, by default, anyway. Signed-off-by: Mark Hatle <mark.hatle@amd.com>
* meta-xilinx-core: Version bump ai-engine-driver and aiefal for 2023.1 releaseGregory Williams2023-04-132-1/+1
| | | | | | | | | | | | | Add version bump for 2023.1 release to ai-engine-driver and aiefal Changelog: driver: src: Update minor version for 2023.1 Signed-off-by: Gregory Williams <gregory.williams@amd.com> Added SRCREV update Signed-off-by: Mark Hatle <mark.hatle@amd.com>
* Updated SRCREV of aie-rt for 2023.2_9111Sivaprasad Addepalli2023-04-131-1/+1
| | | | | driver: src: Update minor version for 2023.1 Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
* README.md: Fix Board Device tree for vpk180Sandeep Gundlupet Raju2023-04-121-1/+1
| | | | | Signed-off-by: Sandeep Gundlupet Raju <sandeep.gundlupet-raju@amd.com> Signed-off-by: Mark Hatle <mark.hatle@amd.com>
* Updated SRCREV of linux-xlnx for 2023.2_4983Sivaprasad Addepalli2023-04-121-1/+1
| | | | | | | Revert "firmware: xilinx: znqmp_pm_init_finalize as late_initcall" Revert "soc: xilinx: znqmp_pm_init_finalize as late_initcall of PM driver" Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
* Updated SRCREV of embeddedsw for 2023.2_7003Sivaprasad Addepalli2023-04-121-1/+1
| | | | | | | dfeofdm: Update documentation lib: sw_apps: memory_tests: Update copyright year lib: bsp: Added support to- use ttc as sleeptimer for cortexR52 Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
* Updated SRCREV of embeddedsw for 2023.2_9251Sivaprasad Addepalli2023-04-111-1/+1
| | | | | | | | sdps: Fix doxygen warnings freertos10_xilinx: ARM_CR5: Use group 1 interrupts for CortexR52 scugic: Use IRQ for CortexR52 interrupts by default Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
* Updated SRCREV of linux-xlnx for 2023.2_9795Sivaprasad Addepalli2023-04-111-1/+1
| | | | | mtd: spi-nor: Fix Flash protection failure on ISSI 1G flash parts Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
* xrt: Move aie config libmetal dependency to dynamic layerMark Hatle2023-04-112-13/+17
| | | | Signed-off-by: Mark Hatle <mark.hatle@amd.com>
* meta-microblaze: packagegroup-core-tools-testapps: Disable packagesMark Hatle2023-04-111-0/+9
| | | | | | Disable items that don't work on microblaze Signed-off-by: Mark Hatle <mark.hatle@amd.com>
* linux-xlnx: Add special systemd configuration for microblazeMark Hatle2023-04-113-0/+53
| | | | | | | | While systemd is not recommended for use on microblaze, it does work. However, additional configuration items are requried in this case. So enable the minimum options, as defined from the systemd README file. Signed-off-by: Mark Hatle <mark.hatle@amd.com>
* systemd: rebase microblaze patchesMark Hatle2023-04-114-111/+121
| | | | | | Rebase/rework microblaze patches for the latest systemd version Signed-off-by: Mark Hatle <mark.hatle@amd.com>
* meta-xilinx-contrib: linux-firmware: Update protocol to httpsMark Hatle2023-04-111-3/+3
| | | | | | github.com no longer supports git protocol, enable https protocol Signed-off-by: Mark Hatle <mark.hatle@amd.com>
* meta-xilinx-bsp: kc705-microblazeel: YAML_DT_BOARD_FLAGS for kc705-fullMark Hatle2023-04-111-1/+1
| | | | Signed-off-by: Mark Hatle <mark.hatle@amd.com>
* meta-xilinx-contrib: Update zybo-linux-bd integrationsMark Hatle2023-04-112-8/+15
| | | | | | | | | | Disable standard bitstream-extraction, the zybo-linux-bd recipe handles this task. Zybo-linux-bd is used to provide the reference files, but needs to provide the files in the matching locations to other components. Signed-off-by: Mark Hatle <mark.hatle@amd.com>
* meta_%.bbappend: Avoid contaminating mesa-native PACKAGECONFIGMark Hatle2023-04-111-1/+1
| | | | | | | | Adding meta-xilinx-core was contaminating the PACKAGECONFIG hash when building mesa-native. Workaround this by only adjusting the value when class-target is defined. Signed-off-by: Mark Hatle <mark.hatle@amd.com>
* Updated SRCREV of bootgen for 2023.1_7143Siva Addepalli2023-04-111-1/+1
| | | | | Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com> Signed-off-by: Mark Hatle <mark.hatle@amd.com>
* Update xrt and zocl commit idrbramand2023-04-111-1/+1
| | | | | | | | | Memory manger issue fixed for xbtest (#7492) (#7494) Fixed CU context related issue. (#7487) (#7493) 2023.1 : Use correct BO handle to export and use the exported bo handle for AIE APIs for GMIO AIE Trace offload (#7491) Signed-off-by: rbramand <rbramand@xilinx.com> Signed-off-by: Mark Hatle <mark.hatle@amd.com>
* README.building.md: Update instructions on adding layersSandeep Gundlupet Raju2023-04-111-3/+20
| | | | | Signed-off-by: Sandeep Gundlupet Raju <sandeep.gundlupet-raju@amd.com> Signed-off-by: Mark Hatle <mark.hatle@amd.com>
* Updated Commit IDSiva Addepalli2023-04-111-0/+0
| | | | | | | gen_config.py: Enabling ro for EXT4 boot u-boot_bsp.tcl:processor.yaml: Remove config.mk from PetaLinux Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
* Updated SRCREV of fsbl-firmware for 2023.2_5443Sivaprasad Addepalli2023-04-101-1/+1
| | | | | | | | | | | | | | | | | | | | | | | | | | | updated for xilsem changelog xilpm: versal_net: server: add power rail checks for LPD domain xilpm: versal_net: server: add power rail checks for FPD domain xilpm: versal_net: server: add power rail checks for pl domain xilpm: versal_net: server: add power rail checks for np domain xilpm: versal_net: server: add power rail checks for cpm domain xilpm: versal_net: server: Update rail status for PMC xilpm: versal_net: server: add support to check and control power rail status xilpm: versal_net: server: Add pmc global and sysmon registers xilpm: server: Remove unnecessary validation of arguments xilpm: versal_commom: server: Add power rail support for Versal NET Updated changelog updated for license and copyright Doxygen fixes - xilpdi Doxygen fixes - xilplmi Doxygen fixes - xilloader Doxygen fixes - versal_plm xilplmi: updated algorithm & return values xilloader: updated algorithm & return values xilpdi: updated algorithm & return values xilpm:versal_net: enable isolation during system reset xilpki: Update examples notes description Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
* Updated SRCREV of fsbl-firmware for 2023.2_5575Sivaprasad Addepalli2023-04-091-1/+1
| | | | Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
* Updated SRCREV of ai-engine-driver for 2023.2_8811Sivaprasad Addepalli2023-04-091-1/+1
| | | | Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
* u-boot-xlnx-blob.inc:Add IMPORT_CC_UBOOT_DTBS variableTejas Bhumkar2023-04-061-0/+12
| | | | | | | | | Added IMPORT_CC_UBOOT_DTBS variable in blob generate function to generate reselected dtb using uboot-device-tree.dtb when this is set to 1. This is needed in case like VEK280-revB,because here we are using ADI-PHY ethernet which is included in uboot-device-tree.dtb. Signed-off-by: Tejas Bhumkar <tejas.arvind.bhumkar@amd.com> Signed-off-by: Mark Hatle <mark.hatle@amd.com>
* u-boot-xlnx-blob.inc:add SYSTEM_DTB_BLOB variableTejas Bhumkar2023-04-061-2/+7
| | | | | | | | | | | Add SYSTEM_DTB_BLOB variable in blob generate function to generate fit-dtb.blob using system.dtb when this is set to 1. This is needed in case like Versal SC build, where some modification like bootargs or user node additions. should be reflected in system.dtb and fit-dtb.blob. Signed-off-by: Swagath Gadde <swagath.gadde@amd.com> Tested-by: Tejas Bhumkar <tejas.arvind.bhumkar@amd.com> Signed-off-by: Mark Hatle <mark.hatle@amd.com>
* xrt and zocl commitidrbramand2023-04-061-2/+2
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Changelogs : Move to 2023.1 branch Fix for CR-1150166 & CR-1150159: add checks to handle out of bound heap access (#7479) CR-1150547: Disable events are missing for AIE tile trace in runtime mode for AIE-ML (#7476) Revert back vck5000's aie-pl test xclbin name (#7482) CR-1158565 update_access_mode: Operation not supported (#7484) Update dynamic regions to better display PL and PS kernels (#7477) set aie clock rate correctly (#7481) Fix for CR-1124404 Remove ctypes bindings from python tests (#7480) Update codeql-analysis.yml moving petalinux to 0329 (#7483) Fixed aie metadat sysfs and reset DFX platform (#7474) Add changes to support xbutil reset on Edge Platforms (#7472) CR 1139245: Flush trace when windowing on PCIe devices (#7473) Update CHANGELOG.rst VITIS-6990: xrt::xclbin API to obtain interface_uuid (#7403) CR-1158428 xbmgmt examine -r cmc has misleading output (#7468) Added PL Reset support from ZOCL driver (#7455) Fixed ps kernel load issue (#7469) CR-1153585 - Fix Mpd msd binaries seg faults with latest XRT (#7463) CR-1158312 XRT regression : xclRegRW: can't map CU (#7470) fixing aie only check (#7467) Modified AIE status to report relative row numbers (#7466) flush trace when windowing in AIE1 (#7465) CR-1144075 Compile time warnings read_register/write_register for xrt::kernel (#7461) Move to latest petalinux build for Edge platforms (#7462) Remove http references per Palamida request (#7364) Update CHANGELOG.rst Signed-off-by: rbramand <rbramand@xilinx.com> Signed-off-by: Mark Hatle <mark.hatle@amd.com>
* meta-xilinx-standalone-experimental: conf: dtb-embeddedsw.inc: Update srcrev ↵Appana Durga Kedareswara rao2023-04-061-1/+1
| | | | | | | | | | | | | | | | | | | | | | | | for 2023.1 Below are the updates: cmake: UserConfig.cmake: Add extra space before unsetting __clang__ option lib: sw_services: xilplmi: Add cmake config parameter ssit_plm_to_plm_comm_en lib: xilmailbox: example: Fix the address truncation ttcps: Update ttcps examples cmakelists to use ttc from index1 create_app: Improvements to avoid the errors during code Intellisense Merge pull request #10 from onkarh/xlnx_rel_v2023.1_sdt sample_sdt: Pushing update sample system device trees config_bsp : Fix to retain the old library configuration while changing the version scripts: rigel_scripts: library_utils: Fix race condition in add_lib scripts: rigel_scripts: create_app: Add check for copying compile_commands.json file cmake: UserConfig.cmake: Undefine __clang__ by default inorder to make IntelliSense work Revert "regression testing" Delete mipicsiss and v_hdmitxss1 examples folders Signed-off-by: Appana Durga Kedareswara rao <appana.durga.kedareswara.rao@amd.com> Signed-off-by: Mark Hatle <mark.hatle@amd.com> (cherry picked from commit f0bd46699897c7ac50b3eb412622396c29bbed29) Signed-off-by: Mark Hatle <mark.hatle@amd.com>
* Updated SRCREV for 2023.2_6119Sivaprasad Addepalli2023-04-051-1/+1
| | | | Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
* Updated SRCREV for 2023.2_4771Sivaprasad Addepalli2023-04-031-1/+1
| | | | Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
* Updated SRCREV for 2023.2_6311Sivaprasad Addepalli2023-03-312-2/+2
| | | | Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
* lopper: Update srcrev for 2023.1Appana Durga Kedareswara rao2023-03-301-1/+1
| | | | | | | | | | | Below are the Updates lopper: assists: baremetal_xparameters_xlnx: Add support for generating NUMBER_OF_SLRS define lopper: assists: baremetallinker_xlnx: For memory tests configuration default memory should be ocm if available Signed-off-by: Appana Durga Kedareswara rao <appana.durga.kedareswara.rao@amd.com> Signed-off-by: Mark Hatle <mark.hatle@amd.com>
* meta-xilinx-standalone-experimental: recipes-libraries: xilffs: Remove ↵Mark Hatle2023-03-301-1/+1
| | | | | | | | | | features check Previous commit (abffd2fb1afe76d4e89140aaaafb562fe6b280d4) already removed the feature to be checked, but this resulted in a warning about the features_check being loaded, but not checking anything. Signed-off-by: Mark Hatle <mark.hatle@amd.com>
* arm-trusted-firmware: Update SRCREV due to rebaseMark Hatle2023-03-301-1/+1
| | | | Signed-off-by: Mark Hatle <mark.hatle@amd.com>
* Updated SRCREV for 2023.2Siva Addepalli2023-03-303-0/+0
| | | | | Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com> Signed-off-by: Mark Hatle <mark.hatle@amd.com>
* Updated SRCREV for 2023.2_3407Sivaprasad Addepalli2023-03-302-2/+2
| | | | Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
* Updated SRCREV for 2023.2_5907Sivaprasad Addepalli2023-03-294-4/+4
| | | | Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
* Updated Commit IDSiva Addepalli2023-03-291-0/+0
| | | | | | | | | gen_config.py: NFS boot host server IP Kconfig.part: Open-amp for versal-net README: Update gen-machine-conf repo with 2023 release info Update machine overrides for k26 boards Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
* Updated SRCREV for 2023.2_4891Sivaprasad Addepalli2023-03-283-3/+3
| | | | Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
* xrt_git:zocl_git:update commitidrbramand2023-03-241-1/+1
| | | | | Signed-off-by: rbramand <rbramand@xilinx.com> Signed-off-by: Mark Hatle <mark.hatle@amd.com>
* libvdu-ctrlsw: Update SRCREVRohit Visavalia2023-03-242-2/+2
| | | | | Signed-off-by: Rohit Visavalia <rohit.visavalia@amd.com> Signed-off-by: Mark Hatle <mark.hatle@amd.com>