| Commit message (Collapse) | Author | Age | Files | Lines |
|
|
|
| |
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
| |
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
| |
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
|
|
|
| |
The recipe has not been updated since originally created. This was triggering
a dependency loop since it has not been updated to the current format.
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
and srcrev for 2023.2 release
Below are the updates:
742a608800e7 create_bsp: Remove references to /dev/null
826fcc503554 settings.sh: Changing version from 2023.1 to 2023.2
51adc44151e7 scripts: rigel_scripts: regen_linker: Add script for regenerating linker
b5e2f5e9b887 dmaps: Remove arm,primecell compat string from compatible list
89767030a151 rigel_scripts: copy psu_init* files for zynqmp_fsbl app
2a448b31f000 scripts: rigel_scritps: build_app: Remove unneeded repo handling from build_app
1d85f3d87ffd scripts: rigel_scripts: Handle drivers which are part of sdt folder
23891dfcfdad scripts: rigel_scripts: create_example: Add support for compiling library or driver examples
88b749d8e8c6 scripts: rigel_scripts: Update get_high_precedence_path API to use concatenate paths
cade1b610ba4 scripts: rigel_scripts: Add support for library examples meta-data
49df9535433a scripts: rigel_scripts: load_example: Add support for driver example meta-data
3169cabf8576 scripts: rigel_scripts: Update the bsp.yaml domain drv_info with hardware instance instead of driver
f81d03153a45 create_bsp: Adding libsrc subdir properly by correcting cmake syntax
1ede8254fb6e *.py: Fixing the timing issues with library addition and configuration
787efbe8dd0f sw_services:xilsecure:Fix passing device id to xilmailbox library
27d8798fb1f0 scripts: rigel_scripts: Workaround for windows support enablement
3a2ce07f49ed scripts: rigel_scripts: Use GNU Makefile generator
Signed-off-by: Appana Durga Kedareswara rao <appana.durga.kedareswara.rao@amd.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Fix an issue that results in:
Traceback (most recent call last):
File "Var <DEPENDS>", line 1, in <module>
bb.data_smart.ExpansionError: Failure expanding variable DEPENDS, expression was pkgconfig-native glib-2.0-native zlib-native ninja-native meson-native pixman-native qemu-xilinx-native bison-native ninja-native meson-native qemu-xilinx-multiarch-helper-native${@' pmu-rom-native' if 'xilinx' in d.getVar('LICENSE_FLAGS_ACCEPTED').split() else ''} alsa-lib-native dtc-native libgcrypt-native libslirp-native which triggered exception AttributeError: 'NoneType' object has no attribute 'split'
The variable dependency chain for the failure is: DEPENDS
This only occurs if no LICENSE_FLAGS_ACCEPTED is defined. This should not be
a blocking error. Instead the user is warned of reduced functionality and we
continue the build.
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
|
|
| |
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
|
|
| |
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
| |
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
| |
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
|
|
|
| |
feat(zynqmp): make stack size configurable
feat(zynqmp): add hooks for custom runtime setup
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
|
| |
Signed-off-by: Sandeep Gundlupet Raju <sandeep.gundlupet-raju@amd.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
QEMU PLM error code are observed as shown below.
[21148.520]XPlmi_MaskPoll: Addr: 0xF6D1010C, Mask: 0x1, ExpVal: 0x1, Timeout: 1000000 ...ERROR
[21149.542]CMD: 0x00040101 execute failed, Processed Cdo Length 0x468
[21150.294]CMD Payload START, Len:0x00000004
0x00000000F200048C: 0xF6D1010C 0x00000001 0x00000001 0x00001000
0x00000000F2000498:
[21151.698]CMD Payload END
[21152.876]PLM Error Status: 0x21010001
[21153.347]============Register Dump============
[21153.885]PMC_TAP_IDCODE: 0x00000000
[21154.325]EFUSE_CACHE_IP_DISABLE_0(EXTENDED IDCODE): 0x00000000
[21155.023]PMC_TAP_VERSION: 0x03000000
[21155.450]CRP_BOOT_MODE_USER: 0x00000005
[21155.902]CRP_BOOT_MODE_POR: 0x00000005
[21156.354]CRP_RESET_REASON: 0x00000202
[21156.815]PMC_GLOBAL_PMC_MULTI_BOOT: 0xF0000000
[21157.351]PMC_GLOBAL_PWR_STATUS: 0x00000000
[21157.849]PMC_GLOBAL_PMC_GSW_ERR: 0x00000000
[21158.358]PMC_GLOBAL_PLM_ERR: 0x00000000
[21158.842]PMC_GLOBAL_PMC_ERR1_STATUS: 0x00000000
[21159.409]PMC_GLOBAL_PMC_ERR2_STATUS: 0x00000000
[21159.976]PMC_GLOBAL_GICP0_IRQ_STATUS: 0x20000000
[21160.542]PMC_GLOBAL_GICP1_IRQ_STATUS: 0x00000000
[21161.115]PMC_GLOBAL_GICP2_IRQ_STATUS: 0x00000000
[21161.695]PMC_GLOBAL_GICP3_IRQ_STATUS: 0x00000000
[21162.271]PMC_GLOBAL_GICP4_IRQ_STATUS: 0x00000000
[21162.852]PMC_GLOBAL_GICP_PMC_IRQ_STATUS: 0x00000000
[21163.439]============Register Dump============
This is due to incorrect QEMU_HW_DTB_PS is set for VEK280 machine conf file.
1. Fix QEMU PLM boot issue by setting the right QEMU_HW_DTB_PS to
board-versal-ps-vek280.dtb.
2. Update YAML_DT_BOARD_FLAGS to use versal-vek280-revb.
3. Set QB_MEM to 12G as VEK280 board has 12GB memory.
Signed-off-by: Sandeep Gundlupet Raju <sandeep.gundlupet-raju@amd.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
|
|
|
|
|
|
| |
Each of these dependencies need to be based on preferred_provider.
A hard dependency on u-boot-xlnx-uenv is not required to use qemu.
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
|
|
|
|
|
|
| |
changelog:
Moved from 2023.1 branch to master for 2023.2 release
Signed-off-by: rbramand <rbramand@xilinx.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
|
|
|
|
|
| |
update the generic boot script to support xspi1 for versal-net platform.
Signed-off-by: Swagath Gadde <swagath.gadde@amd.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
|
|
|
|
|
| |
gen_plnx_machine.py: Use :linux override for EXTRA_DT_FILES
Kconfig-aarch64.part:rootfsconfig_zynqmp: Remove watchdog-init menu config entry in rootfs config
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
|
| |
plm:versal: Add STL invocation in hook after PMC CDO
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
|
|
|
|
|
|
|
| |
A missing space was causing:
Unable to get checksum for device-tree SRC_URI entry system.dtsizynqmp-openamp.dtsi: file could not be found
Switch from expanding the value to using the variable. This ensure checksums
are preserved.
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
|
|
|
| |
Signed-off-by: Sandeep Gundlupet Raju <sandeep.gundlupet-raju@amd.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
|
|
| |
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
|
|
|
|
|
|
| |
The SRC_URI setting is automatic with usage of EXTRA_OVERLAYS, plus
the SRC_URI should have been an append. This could have brokenprevious
SRC_URI settings so remove it and revert to default behavior.
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
|
|
|
|
|
|
| |
BASE_DTS, and DTB_FILE_NAME default based on BASE_DTS, synced with
u-boot-xlnx. This will unify the default configuration and ensure
we get consistent results.
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
If the WORKDIR == DT_FILES_PATH the copy operations will fail. Identify when
this case happens and skip the copy as unnecessary. (This is the default
configuration.)
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
Copy the EXTRA_DT_FILES and EXTRA_OVERLAYS files in prepend operation so
that it can be preprocessed.
Signed-off-by: Sandeep Gundlupet Raju <sandeep.gundlupet-raju@amd.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
|
|
|
|
|
| |
Match the variable naming used in device-tree recipe, functionality
remains the same.
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
|
|
|
|
|
|
| |
KERNEL_INCLUDE implies a virtual/kernel dependency. Disable this, as our
device-tree recipe does not use the Linux kernel. This greatly speeds up
the build process.
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Move from declaring DT_FILES_PATH to the CONFIG_DTFILE dirname, to the
default where it is set to S. This adds the requirement that CONFIG_DTFILE
_must_ be self contained (or preprocessed).
This prevents the system from compiling any other dts (or dtsi) files
located in that directory, to only the ones we've specifically requested.
Additionally this simplifies the check_devicetree_variables, as hashing
and file validation are now done for us by the fetchers.
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
|
|
|
|
|
| |
Add documentation for SYSTEM_DTFILE, CONFIG_DTFILE, EXTRA_DT_FILE.
Signed-off-by: Sandeep Gundlupet Raju <sandeep.gundlupet-raju@amd.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
|
|
|
|
|
|
|
| |
Move common dt implementation from meta-xilinx-tools to
meta-xilinx-core layer. With this using extra dtsi and overlays
feature can be used in both SDT and XSCT builds.
Signed-off-by: Sandeep Gundlupet Raju <sandeep.gundlupet-raju@amd.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
|
|
|
| |
versal: Add support for xqvm1502
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
|
|
|
| |
dfeprach: Dual and single mode calculation fix
plm:versal: Remove dummy function in XILSEM interface
xilsem: Adds support for versal net
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
xilpm: versal_common: server: Add support for HNICx_NTHUB BISR
xilpm: versal_common: server: Add support for FPDx BISR
xilpm: versal_common: server: Add support for LPDx BISR
dfeprach: Set NCO config for RCId=0 fix
sw_apps: psmfw: versal_net: Add support of parallel build
sw_apps: psmfw: versal: Add support of parallel build
sw_services: xilnvm: Fix GCC warning
sw_services: xilsecure: Add SHA384 KAT
XilNvm: Handle the CDO command, whose payload is more than 8 words on chunk boundary
sw_apps: Support empty application and hello world template for RISC-V
sw_apps: Update copyright for empty application and hello world
sw_apps: Add empty_application and hello_world templates
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
xilpm: versal_net: server: fix gcc warnings
sw_services:xilnvm:Fix bug in reading PUF secure control bits
bsp: standalone: Fixed source code-format issue.
zynqmp_rpu_bsp: Fix standalone coverity static analysis
sw_services: xilmailbox: Updated XIpiPs_PollforDone logic to improve AES client performance
sw_services: xilsecure:Fixed MISRA C violation for Rule 10.3
sw_services: xilsecure:Fixed MISRA C violation for Rule 12.2
sw_services: xilsecure:Fixed MISRA C violation for Rule 2.5
sw_services: xilsecure:Fixed MISRA C violation for Rule 12.1
sw_services: xilsecure:Fixed MISRA C violation for Rule 8.3
csudma: examples: Add support for system device-tree flow
csudma: Format examples using checkpatch
scugic: Initialize priority of SGI and PPI interrupts
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
|
|
|
|
| |
gen_yocto_machine.py: Add config option for INCLUDE_MACHINE_NAME
gen-machineconf: Update Copyright year
gen_yocto_machine.py: Include SOC_VARIANT specific machine file
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
1. Add AMD Copyright notice.
2. Fix pdi_path typo in usage.
3. If dt-processor is run with two different zynqmp/versal sdt dts
then <cpu>-linux.dts and multiconfig dts were overwritten.
Generate dts files in build/conf/dts/<machine_name>/ directory
instead of build/conf/dts. This way when user use same build
directory for building different machine target it will avoid
overwriting dts files.
Signed-off-by: Sandeep Gundlupet Raju <sandeep.gundlupet-raju@amd.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
|
|
|
|
|
|
| |
The xrt_git.bbappend was in the wrong directory and was not applying the
correct changes to enable the AI Engine. Move the bbappen into the xrt
subdirectory will correct this.
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
sw_services: xilloader: Redundancy check implemented incorrectly
xilloader: versal_net: Added support for cluster flags in ATF handoff params
xilpm: versal_net: server: add PMC_GPIO device in pre-alloc list
xilplmi: Update default WDT timeout for VERSAL_NET
sw_services:xilsecure:Fix xilsecure sha client example failure
csudma: Fix Assert condition in XCsuDma_Transfer for VERSAL_NET
lib: bsp: standalone: Update R5 ZyqnMP CMakeLists.txt as per latest soucre file
xilplmi: versal_net: Fix PMC IRO frequency logic
zynqmp_pmufw: Remove API ID enum
xilpm: versal: common: Remove API ID enum
xilpm: versal_net: common: Remove API ID enum
xilpm: zynqmp: client: Remove API ID enum
lib: bsp: standalone: Move API ID enum to common place
prd: Increment driver version, copyright and addtogroup version
prc: Increment driver version, copyright and addtogroup version
dfxasm: Increment driver version, copyright and addtogroup version
devcfg: Increment driver version, copyright and addtogroup version
sw_apps: img_rcvry: Added support for kd240 boards
lib: sw_apps: freertos: Enable lwip examples for Versal-Net
lib: sw_apps: Enable lwip standalone examples for Versal-Net.
lwip213: Add Versal-Net support for PS GEM.
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
|
|
|
| |
get_config.py: Display stdout in run_cmd
Remove unused IMAGE_FSTYPES assignment
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
|
|
|
|
|
|
|
| |
versal: Add support for xcvc1502
versal: Add support for xcvm1302
versal: Add support for xcvm1402
versal: Add support for xcvp1502
versal: Add support for xcvm2302
versal: Add support for xcvm2902 device
versal: Add support for xcvp1702 device
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
|
|
|
| |
hw/nvram: Add get_u32 abstraction to Xilinx eFuse
xlnx-efuse: Add get_u32 abstraction
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
|
|
|
|
|
| |
mdio: handle 16 bit mdio writes
versal: efuse: Block reset from setting 2 registers
hw/nvram: Fix incorrect guest-error log from Xilinx Zynqmp eFuse
hw/nvram: Fix incorrect guest-error log from Xilinx Versal eFuse
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
gen_config.py: Generate TUNE_FEATURES based on XSA params
gen_plnx_machine.py: regenerating the configs
gen_config.py: adding new type to get_config_value
gen_plnx_machine.py: Reformat using autopep8
gen-machineconf: Update --menuconfig arg
gen_config.py: Generate the multi config targets dynamically
config_zynqmp:remove the default muticonfig targets
config_versal:remove the default muticonfig targets
Kconfig.part:remove static yocto multiconfigs
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
|
|
|
|
|
| |
sw_services:xilloader:Add partial pdi loading from Image Store
BSP: cortexr5: Separate out CortexR52 MPU APIs
asm_vectors: fix kernel boot header
sw_apps: zynqmp_pmufw: Add support of parallel build
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Changes from 2023.1 branch:
arm64: dts: versal-net: Fix msi controller node name
arm64: zynqmp: remove snps,enable_guctl1_resume_quirk quirk for usb
arm64: xilinx: Fix indentation and trailing spaces in dts
arm64: zynqmp: Assign TSU clock frequency for KV and KD boards
arm64: zynqmp: Assign TSU clock frequency for KR260
arm64: zynqmp: Remove interrupt/reg-names for AMS
arm64: zynqmp: Rename ams_ps/pl node names
arm64: zynqmp: Remove ltc2954 node from DT
arm64: zynqmp: Fix gpio comment about No of gpios
Revert "spi: zynqmp_qspi: Remove enabling interrupts code"
arm64: zynqmp: Update the i2c0 node for zcu1285
arm64: versal_net: Update RMII property
arm64: versal-net: Update spi-tx-bus-width to 4
arm64: versal-net: Update spi-max-freq to 150Mhz
arm64: versal-net: Add new parallel DT binding for tenzing se9 board
arm64: zynqmp: Add new parallel DT binding for ZC1751+DC1 board
arm64: versal: Enable ADIN ethernet phy
arm64: zynqmp: Enable ADIN ethernet phy
arm64: versal-net: dts: add cpuidle node
cmd: sf/nand: Print and return failure when 0 length is passed
arm64: zynqmp: Fix User MTD partition size
xilinx: dts: Fix open drain warning on Zynq, ZynqMP and Versal
arm: xilinx: Setting default i2c clock frequency to 400kHz
arm: dts: versal-net: add usb-wakeup interrupt in dwc-xilinx core
arm: dts: versal-net: add ref_clk property for REFCLKPER calculation
test: py: tests: Add test case for USB device
test: py: tests: Add dhcp abort test
test: py: tests: Add pxe command test
Signed-off-by: Varalaxmi Bingi <varalaxmi.bingi@amd.com>
Added changelog above.
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
|
|
|
| |
gen-machineconf: decode has been removed in python 3.10
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
lib: bsp: standalone: Include bspconfig.h in boot.S for system device-tree flow
lib: bsp: standalone: Use XScuGic_LookupConfigBaseAddr() API for xsct flow
Update addtogroup to Overview and AMD copyright
versal_rpu_bsp: Fixed some MISRA-C violations.
xilpm: versal_net: client: add idle call back support
zynqmp_pmufw: bypass smmu during suspend
Updated change logs for plm & its libraries
lib: sw_services: xiltimer: Fix ifdef check in the microblaze_sleep.c
lib: bsp: standalone: Fix race conditions in the versal r5 mpu.c
lib: bsp: standalone: Fix race conditions in the A72 translation table
update Embedded SW license file for 2023.1
Revert "XilinxProcessorIPLib: drivers: aiengine: Add support for system device-tree flow"
freertos: gicv3: check group 1 IAR in NS EL1 irq handler
iomodule: Updated data types for few variables.
iomodule: Typecasting condition expressions with bool.
iomodule: Added parentheses to Expressions.
iomodule: Added U to Numericals.
sw_services: xilplmi: Address third party review comments
sw_services: xilplmi: Fix third party review comments
xilsem: Add support for psxl IP name
sw_services:xilloader:updated examples to support versalnet
XilNvm:Voltage, Temp Monitoring before efuse program
lib: sw_apps: freertos_hello_world: Add support for system device-tree flow
ThirdParty: bsp: freertos10_xilinx: Add support for system device-tree flow
lib: sw_apps: memory_tests: Add support for system device-tree flow
XilinxProcessorIPLib: drivers: iomodule: Add support for system device-tree flow
XilinxProcessorIPLib: drivers: ipipsu: Add support for system device-tree flow
XilinxProcessorIPLib: drivers: common: Add meta-data required for system device-tree flow
XilinxProcessorIPLib: drivers: tmrctr: Add support for system device-tree flow
XilinxProcessorIPLib: drivers: scugic: Add support for system device-tree flow
XilinxProcessorIPLib: drivers: csudma: Add support for system device-tree flow
XilinxProcessorIPLib: drivers: ttcps: Add support for system device-tree flow
XilinxProcessorIPLib: drivers: uartpsv: Add support for system device-tree flow
XilinxProcessorIPLib: drivers: uartps: Add support for system device-tree flow
lib: sw_services: xiltimer: Add support for system device-tree flow
scripts: Add linker template and processor spec files
cmake: Add required cmake meta-data
lib: bsp: standalone: src: common: Much needed improvements in xinterrupt_wrap.c
lib: bsp: standalone: Add meta-data for the system device-tree flow
lib: bsp: standalone: Update common code to support system device-tree flow
lib: bsp: standalone: Add support for microblaze in system device-tree flow
lib: bsp: standalone: Add support for cortexr5 in system device-tree flow
lib: bsp: standalone: Add support for ARMv8 in system device-tree flow
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
name
libomxil-xlnx change:
chore: update to revision d20230406
libvcu-xlnx changes:
Update name of ctrlsw level test application binaries
chore: update to revision d20230406
Revert "Update name of ctrlsw level test application binaries"
vcu-firmware changes:
chore: update to revision d20230405
Signed-off-by: Neel Gandhi <neel.gandhi@amd.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
|
|
|
|
| |
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
(cherry picked from commit 2ba0c89b9aae7459b3d9e3c328c1db3fea4dc617)
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
|
|
|
|
|
| |
hw/nvram: Avoid unnecessary Xilinx eFuse backstore write
xlnx-efuse: Avoid unnecessary backstore write
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
|
|
|
| |
Update aiefal version to match what is present in Vitis tools.
Signed-off-by: Gregory Williams <gregory.williams@amd.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|