| Commit message (Collapse) | Author | Age | Files | Lines |
... | |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
chore: align xilinx-private and master-allegro
Fix compilation issue
fix: xilinx implementation of add_memory
refacto setup_dma
reformat
feat: Use the macro defined by the kernel to initialize dmabuf export informations.
Move constant in al_constants.h
small fixes
cdev refacto
Revert Revert Add support for reserved memory with start address not aligned on 2GB
feat: getter/setter encode/decode
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
dfx_mgr: remove internal names in listIRbuf output
dfx_mgr: scan for new firmware before loading
README.md: /var/run and Vivado UID/PID
dfx_mgr: move server socket to /var/run
dfx_mgr: detect zeros in PID, UID compare
README.md: AIE and graph notes
README.md: add libdfx, XRT, kria-dfx-hw links
dfx_mgr: avoid reading Clear-On-Read register
client: API to set Data-Mover configuration
client: list or set Data-Mover configuration
dfx_mgr: display or configure Data-Movers
dfx-mgr: get Inter-RP address from shell.json
accel: Use sbustring match to get VA address
dfx-mgrd: add uid, pid checks
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
sw_services: xilfpga: Adds proper validations checks for input parameters
sw_services: xilplmi: Update error action to NONE after disabling the error
axipcie: Overview add to driver
axipcie: Update mdd version
axipcie: Update copyright year
axipcie: Added properties to support SDT flow.
xilffs: Update FATFS to fix the issues in 0.15 version
qspipsu: Add support for W25Q256JW Winbond flash part
ipipsu: Update for the name change
xilffs: Fix MISRA-C violations
cpu_riscv: Update makefile to fix compilation issues on windows machines
xilpm:versal_net: Restore custom error handlers
|
|
|
|
|
|
|
|
|
| |
xilpm: versal_net: split xpm_requirement.h to platform specific headers
xilpm: versal_net: subsystem layout and plm update
xilpm:versal_net: xpm_update enhance support
xilpm: versal_net: Change data layout to help PLM update
xilsem:GT Scan SHA computation moved out of the arbitration sequence.
sw_apps:memory_tests: Exclude pcie related memory regions
|
|
|
|
|
|
|
| |
Merge "build(mbedtls): add deprecation notice" into integration
Merge "refactor(auth): remove return_if_error() macro" into integration
refactor(auth): remove return_if_error() macro
build(mbedtls): add deprecation notice
|
|
|
|
| |
Update send-email.yml
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Merge "fix(arm): correct the SPMC_AT_EL3 condition" into integration
Merge "fix(xlat): set MAX_PHYS_ADDR to total mapped physical region" into integration
Merge "fix(intel): update boot scratch cold register to use cold 8" into integration
Merge changes from topic "sb/remove-cryptocell" into integration
Merge "docs(qemu): mention a55 in list of v8.2 cores" into integration
Merge "build(qemu): use xlat tables v2 directly" into integration
chore(npcm845x): remove CryptoCell-712/713 support
build(qemu): use xlat tables v2 directly
docs(qemu): mention a55 in list of v8.2 cores
fix(arm): correct the SPMC_AT_EL3 condition
chore(auth)!: remove CryptoCell-712/713 support
Merge "build(qemu-sbsa): it is GICv3 platform" into integration
Merge changes Ia72b2542,I1eba5671 into integration
Merge "chore(libfdt): update header files to v1.7.0 tag" into integration
Merge "refactor(cm): introduce INIT_UNUSED_NS_EL2 macro" into integration
Merge "fix(el3-spmc): remove experimental flag" into integration
Merge changes from topic "ns/spmc_at_el3" into integration
Merge "fix(smccc): ensure that mpidr passed through SMC is valid" into integration
fix(el3-spmc): remove experimental flag
feat(sgi): increase sp memmap size
feat(build): include plat header in fdt build
feat(docs): save BL32 image base and size in entry point info
feat(arm): save BL32 image base and size in entry point info
refactor(cm): introduce INIT_UNUSED_NS_EL2 macro
chore(compiler-rt): update compiler-rt source files
chore(zlib): update zlib to version 1.3
chore(libfdt): update header files to v1.7.0 tag
fix(smccc): ensure that mpidr passed through SMC is valid
build(qemu-sbsa): it is GICv3 platform
Merge "fix(sdei): ensure that interrupt ID is valid" into integration
Merge changes from topic "enable_assertion" into integration
Merge changes from topic "errata" into integration
Merge "fix(ti): release lock in all TI-SCI xfer return paths" into integration
Merge "feat(xilinx): switch boot console to runtime" into integration
Merge "docs: add TF-A version numbering information" into integration
Merge "feat(zynqmp): remove pm_ioctl_set_sgmii_mode api" into integration
fix(ti): release lock in all TI-SCI xfer return paths
fix(intel): update boot scratch cold register to use cold 8
fix(xlat): set MAX_PHYS_ADDR to total mapped physical region
docs: add TF-A version numbering information
feat(zynqmp): remove pm_ioctl_set_sgmii_mode api
fix(cpus): workaround for Cortex-X2 erratum 2742423
fix(cpus): workaround for Cortex-A710 erratum 2742423
fix(cpus): workaround for Neoverse N2 erratum 2340933
fix(cpus): workaround for Neoverse N2 erratum 2346952
fix(sdei): ensure that interrupt ID is valid
feat(zynqmp): enable assertion
feat(versal-net): enable assertion
feat(versal): enable assertion
feat(xilinx): switch boot console to runtime
|
|
|
|
|
|
| |
ipinfo.yaml: Add available memory banks for versal-net
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
scripts: pyesw: Remove the dependency of xiltimer in embedded applications
scripts: pyesw: validate_bsp: Make adjustments to library availability checks based on the processor list that supports it
sw_services: Add input validation in XOcp_ProcessCmd
sw_services: xilocp: Fixed violation of MISRA C Rule 8.3
sw_services: xilocp: Fixed violation of MISRA C Rule 10.4
sw_services: xilocp: Fixed violation of MISRA C Rule 4.7
sw_services: xilocp: Fixed violation of MISRA C Rule 8.9
sw_services: xilocp: Add comments for macros
sw_services: xilocp: Move handling of SetSwPcrConfig CDO
mipicsiss:ZCU102 xmipi_example.c and xmipi_menu.c Updated.
mipicsiss:Version updated for 2024.1
xilpm: versal: split xpm_pin headers
|
|
|
|
| |
Update send-email.yml
|
|
|
|
|
|
|
|
|
|
|
| |
1. Deprecate meta-xilinx-setup and dt-processor.sh for generating
SDK and machine configuration files. Instead use gen-machineconf
tool to parse sdt file and generate machine configuration files.
2. Remove README-setup and add instructions in
meta-xilinx-standalone-experimental/README.md file.
Signed-off-by: Sandeep Gundlupet Raju <sandeep.gundlupet-raju@amd.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
missing drivers
Add recipes for the drivers 'dfeccf', 'dfeequ', 'dfemix', 'dfeprach',
'dp14', 'dp14rxss', 'emc', 'hwicap', 'i2srx', 'i2stx', 'nandps', 'prc',
'prd', 'rfdc', 'scutimer', 'scuwdt', 'sd_fec', 'spi', 'tft', 'trngpsv',
'usbps', 'v_hdmi_common', 'v_hdmiphy1', 'v_hdmirx1', 'v_hdmirxss1',
'v_hdmitx1', 'v_hdmitxss1', 'v_warp_filter', 'v_warp_init', 'vphy',
'dfeofdm', 'trngpsx' inorder to compile them in the sdt flow.
Signed-off-by: Appana Durga Kedareswara rao <appana.durga.kedareswara.rao@amd.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Changelog:
Fixed tile information printed to the screen (#7779)
Adjust trace points (#7778)
VTITIS-9990 - Removing boost::filesystem P1 (#7777)
Update coverity.yml
Configuration of AIE not needed in ML Timeline Plugin (#7776)
Remove multiple printout of early access message (#7774)
Updates to AIE Profile Client Plugin (#7772)
VITIS-9943 Improve help menu to use JSON file (#7766)
Amend #7752 to default error out if ERT FW cannot be built (#7769)
CR-1179639 Add early access label for Ryzen AI (#7754)
effective filtering of the unsorted events (#7763)
CR-1178667 Remove device specification restriction (#7750)
change ipu name (#7768)
Use write buffer for AIE Profile, AIE Debug Plugins in Client Device (#7757)
Fix for XRT_IPU build break (#7762)
Update CHANGELOG to reflect minimum gcc requirement
Add platform specific repository for xclbins (#7712)
VITIS-10045 - Fix a crash in xclbinUtil on windows platform (#7756)
Exclude version file generation when running AMD promotion build (#7755)
update mb-gcc path for building ERT (#7751)
ML Timeline Plugin for extracting layer-by-layer timestamps for ML designs (#7753)
Add build.sh option to force error if ERT FW cannot be build (#7752)
Update trace logging to support Linux (#7745)
Signed-off-by: saumya garg <saumya.garg@amd.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
|
|
|
|
|
|
|
| |
Changelog since xlnx_rel_v2023.2
examples: linux: include utilities.h
Revert commits with unclear upstream plan
Signed-off-by: Sergei Korneichuk <sergei.korneichuk@amd.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
|
|
|
|
|
| |
Adds support for Rev2 boards
Signed-off-by: Sharath Kumar Dasari <sharath.kumar.dasari@xilinx.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
|
|
|
|
|
|
| |
freertos10_xilinx: Update standalone version
freertos10_xilinx: Update FreeRTOS kernel
clockps: Fix the redefinition of the macros
versal_psmfw: fix ocm retention error
sw_services:xilloader:Security COE review fixes
|
|
|
|
| |
Update send-email.yml
|
|
|
|
| |
resetps: Remove unused XPAR_PSU_PSS_REF_CLK_FREQ_HZ
|
|
|
|
|
|
|
|
|
|
|
| |
Revert "firmware: xilinx: xilinx: Add IOCTL ids for probe counter"
mailbox: Explicitly include correct DT includes
mailbox: zynqmp: Fix IPI isr handling
mailbox: zynqmp: Fix counts of child nodes
Revert "dt-bindings: zynqmp: Add new PD_PL macro"
Revert "firmware: xilinx: Add zynqmp SGMII firmware support"
Revert "dt-bindings: usb: host: ehci-xilinx: Add binding doc"
arm64: xilinx: Sync defconfigs with the latest Kconfig layout
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
ipipsu: Fix compilation warning
ipipsu: Update the driver version
mbox: Add microblaze-v platform check
mbox: Update the driver version
clk_wiz: Add microblaze-v platform check
clk_wiz: Update the driver version
xilmailbox: Add microblaze-v platform check
qspipsu: Add microblaze-v platform check
sdps: Add microblaze-v platform check
lib: bsp: standalone: Deprecate IOCTL_SET_SGMII_MODE ID
sw_services: xilpm: versal: Remove IOCTL_SET_SGMII_MODE ID
bsp:standalone: Modify translation_table for versal net in SDT Flow
sw_services:xilsecure:zynqmp:Fixed INIT_TO_NULL coverity warning
VersalNet: Add support to run KAT for xilocp and xilcert
|
|
|
|
| |
Update send-email.yml
|
|
|
|
|
|
|
|
| |
xilsecure: Add input validations in all ipihandlers
xilpuf: Add input validations in all ipihandlers
xilnvm: Add input validations in all ipihandlers
sw_services: xilsecure: Fix compilation warning
sw_services: xilnvm: Fix compilation warning
|
|
|
|
|
|
|
|
| |
post_process_config.py: Fix for nfs boot configurations
gen-machineconf: Add SKIP_BBPATH_SEARCH variable
sdt_flow.py:xsct_flow.py: Add Layers before conf files
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
|
|
| |
v_hdmirxss1: example: Fix application compilation error in SDT flow
v_hdmiphy1: Fix yaml file to pull the hdmiphy1 driver for ZU+ devices
freertos10_xilinx: Move extern variable declarations from macro
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Merge changes from topic "morello/firmware-revision" into integration
Merge changes from topic "xlnx_tsp_feat" into integration
feat(morello): add TF-A version string to NT_FW_CONFIG
feat(morello): set NT_FW_CONFIG properties for MCC, PCC and SCP version
Merge "fix(rmmd): enable sme using sme_enable_per_world" into integration
fix(rmmd): enable sme using sme_enable_per_world
Merge "fix(build): remove duplicated include order" into integration
Merge changes from topic "mp/exceptions" into integration
Merge "docs: deletion of a few deprecated platforms not yet confirmed" into integration
docs(versal-net): add TSP build documentation
docs(versal): add TSP build documentation
feat(versal-net): add tsp support
feat(versal): add tsp support
refactor(xilinx): add generic TSP makefile
fix(build): remove duplicated include order
docs(ras): update RAS documentation
docs(el3-runtime): update BL31 exception vector handling
fix(el3-runtime): restrict lower el EA handlers in FFH mode
fix(ras): remove RAS_FFH_SUPPORT and introduce FFH_SUPPORT
chore(zynqmp): reorganize tsp code into common path
refactor(xilinx): rename platform function to generic name
fix(ras): restrict ENABLE_FEAT_RAS to have only two states
feat(ras): use FEAT_IESB for error synchronization
feat(el3-runtime): modify vector entry paths
docs: deletion of a few deprecated platforms not yet confirmed
|
|
|
|
| |
driver: src: Fixed misra warning
|
|
|
|
| |
fix libmetal shimdma issue
|
|
|
|
| |
fal:src: Fixed AIE baremetal app compilation fail in rigel flow
|
|
|
|
|
|
| |
mtd: spi-nor: Fix the issi_flash_lock api
mtd: spi-nor: Enhance block protection support for micron flashes
mtd: spi-nor: Update block protection flags for ospi flash parts
|
|
|
|
|
|
|
|
|
|
| |
scripts: pyesw: library_utils: Fix race condition in the xilpm cfg object generation
sw_services: xilsecure: Updated API for ECDH
dp14: Add support for system device-tree flow
dp14: Add support for system device-tree flow
sw_services: xilcert: Updated Issuer field in DevAK Certificate
sw_services: xilcert: Update library version for 2024.1
xilpm: versal_net: add hbm support
|
|
|
|
| |
arm64: xilinx: Enable KASLR in defconfig
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Merge changes from topic "fw-caps" into integration
Merge "fix(tegra): return correct error code for plat_core_pos_by_mpidr" into integration
fix(tegra): return correct error code for plat_core_pos_by_mpidr
Merge changes from topic "hst/cs1k-add-gpt-support" into integration
Merge "feat(cpufeat): add memory retention bit define for CLUSTERPWRDN" into integration
feat(bl2): add gpt support
fix(corstone-1000): modify boot device dependencies
Merge "refactor(cm): move EL3 registers to global context" into integration
Merge "fix(build): remove handling of mandatory options" into integration
Merge changes from topic "hm/mpam" into integration
fix(build): convert tabs and ifdef comparisons
Merge "refactor(fvp): do not use RSS platform token and attestation key APIs" into integration
fix(build): disable ENABLE_FEAT_MPAM for Aarch32
fix(corstone-1000): removing the signature area
Merge changes from topic "hm/post-image" into integration
refactor(cm): move EL3 registers to global context
Merge "feat(rmm): update RMI VERSION command as per EAC5" into integration
feat(rmm): update RMI VERSION command as per EAC5
Merge "fix(versal): type cast addresses to fix integer overflow" into integration
fix(build): remove handling of mandatory options
Merge changes from topic "gr/build_refactor" into integration
build(refactor): avoid ifdef comparison
refactor(build): avoid using values for comparison
refactor(build): reorder arch features handling
build(n1sdp): add ARM_ARCH_MAJOR.ARM_ARCH_MINOR
refactor(build): reorder platform Makefile evaluation
Merge changes from topic "mb/psa-crypto-ecdsa" into integration
fix(versal): type cast addresses to fix integer overflow
refactor(fvp): move image handling into generic procedure
refactor(bl2): make post image handling platform-specific
Merge "fix(ast2700): add device mapping for coherent memory" into integration
fix(ast2700): add device mapping for coherent memory
feat(ti): query firmware for suspend capability
feat(ti): add TI-SCI query firmware capabilities command support
feat(ti): remove extra core counts in cluster 2 and 3
refactor(fvp): do not use RSS platform token and attestation key APIs
docs: mark PSA_CRYPTO as an experimental feature
feat(fvp): increase BL1 RW area for PSA_CRYPTO implementation
feat(mbedtls-psa): mbedTLS PSA Crypto with ECDSA
feat(cpufeat): add memory retention bit define for CLUSTERPWRDN
|
|
|
|
|
|
|
|
|
| |
xilplmi: Added code to Trigger Error Out
freertos: Add support for stdin and stdout config parameter selection
sw_services:xilloader:Redundancy Fixes
dp14rxss: Add support for system device-tree flow
dp14rxss: Add support for system device-tree flow
scripts: pyesw: Fix nul file is showing up in the exported platform
|
|
|
|
|
|
| |
arm64: zynqmp: Remove description for 8T49N240
arm64: versal: Switch to new xlnx,versal-ddrmc compatible string
arm64: versal: Update SE5 Ethernet PHY RGMII properties
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
xlnx-efuse: versal: zynqmp: Switch to upstreamed eFuse models
zynqmp: PUF: Use upstream Xilinx eFuse model
versal: PUF: Use upstream Xilinx eFuse model
versal: pmc-sysmon: Use upstream Xilinx eFuse model
versal: pmc-global: Use upstream Xilinx eFuse model
versal: pmx: Use upstream Xilinx eFuse model
hw/nvram: zynqmp-efuse: Implement the get_puf abstraction
hw/nvram: zynqmp-efuse: Add key delivery to AES engine
hw/nvram: zynqmp-efuse: Kconfig: Exclude eFUSE from ZynqMP PMU
hw/nvram: zynqmp-efuse: Remove checking of a never-true condition
hw/nvram: versal-efuse: Implement the get_* abstraction
hw/nvram: versal-efuse: Add key delivery to AES engine
hw/nvram: xlnx-efuse: Zeroing data for the get_sysmon abstraction
hw/nvram: xlnx-efuse: Expand the data for the get_puf abstraction.
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Revert "firmware: xilinx: Open MMIO read/write interface via debugfs"
Revert "include: dt-bindings: Add mscc-vsc8531 RGMII clock delay definitions"
Revert "firmware: xilinx: add support for sd/usb/gem config"
arm: dts: xilinx: Remove redundant is-dual and is-stacked DT properties
Revert "firmware: xilinx: Add ULPI reset support"
misc: Get OPEN_DICE/VCPU_STALL_DETECTOR back
Revert "remoteproc: Add support for peek from remote and acking kick from remote"
Revert "uartlite: Update the default for the parameter"
dt-bindings: misc: Remove description for xlnx,fclk
clocking-wizard: Sync internal driver with v7 version
dt-bindings: clock: xilinx: add versal compatible
clocking-wizard: Sync valuem/d/o names with upstream version
Revert "clocking-wizard: Add versal clocking wizard support"
Revert "dt-bindings: Add versal clocking wizard"
arm64: versal: Switch to new xlnx,versal-ddrmc compatible string
EDAC/versal: Move driver to its final location
edac: zynqmp_edac: Moved driver to new location
Revert "i2c: mux: pca954x: write to mux channel always"
arm64: versal: Update SE5 Ethernet PHY RGMII properties
net: phy: mscc: fix packet loss due to RGMII delays
phy: mscc: Add support for RGMII delay configuration
phy: mscc: Use PHY_ID_MATCH_VENDOR to minimize PHY ID table
net: phy: mscc: enable VSC8501/2 RGMII RX clock
net: phy: mscc: remove unnecessary phydev locking
Revert "phy: mscc: Add support for VSC8531_02 with RGMII tuning"
Revert "dt-bindings: mscc: Add RGMII RX and TX delay tuning"
Revert "edac: Add documentation for cortexa53 edac sysfs"
soc: xilinx: Remove XPM_NODETYPE_ macro prefix
dt-bindings: i2c: xiic: Sync up with upstream
Revert "irqchip: xilinx: Make per cpu primary controller entries"
Revert "irqchip: xilinx: Move early initialization to own function"
Revert "irqchip: xilinx: Add support for sw interrupts"
Revert "irqchip: xilinx: Support only LE/BE irqc by the same driver"
Revert "irqchip: xilinx: Add support for cpu hotplug"
Revert "irqchip: xilinx: Add support for Microblaze SMP"
Revert "irqchip: xilinx: Change level for cpu-id warning"
Revert "edac: add support for ARM PL310 L2 cache parity"
Revert "microblaze: timer: Dont use cpu timer setting"
Revert "microblaze: timer: Separate clocksource timer from clockevent one"
Revert "microblaze: timer: Pass timer freq via parameter"
Revert "microblaze: timer: Squash clocksource code together"
Revert "microblaze: timer: Covert timer to use cpu hotplug"
Revert "microblaze: timer: Move irq code to clockevent function"
Revert "microblaze: timer: Create per cpu clockevent device"
Revert "microblaze: timer: Remove global variables"
Revert "microblaze: timer: Make sure that clockevent timer is initialized properly"
Revert "microblaze: timer: Group clockevent setting together"
Revert "microblaze: timer: Detect cpu_id from DT"
Revert "microblaze: timer: Change timer initialization setting"
Revert "microblaze: timer: Make timer SMP aware"
Revert "microblaze: timer: Add condition to check return value"
Revert "microblaze: timer: Fix incompatible parameters passed to the function"
Revert "microblaze: Change TLB mapping and free space allocation"
Revert "microblaze: Define SMP safe bit operations"
Revert "microblaze: Make cpuinfo structure SMP aware"
Revert "microblaze: Add SMP implementation of xchg and cmpxchg"
Revert "microblaze: Remove disabling IRQ while pte_update() run"
Revert "microblaze: Implement architecture spinlock"
Revert "microblaze: Do atomic operations by using exclusive"
Revert "microblaze: Prepare entry.S for SMP implementation"
Revert "microblaze: Rework mmu context management to prepare"
Revert "microblaze: Enable experimental SMP functionality"
Revert "microblaze: Add defconfig and DT for SMP design"
Revert "clk: Add ccf driver for IDT 8T49N24x UFT"
Revert "dt-bindings: Add binding for IDT 8T49N24x UFT"
arm64: zynqmp: Remove description for 8T49N240
Revert "Xilinx: ARM: Devcfg and SLCR drivers updated to support reconfiguration."
arm64: versal-net: Add missing xlnx,versal-firmware string
arm64: versal-net: Append xlnx,versal-clk to clock node
arm64: zynqmp: Remove unused xlnx,phy-type DT property
arm64: zynqmp: Add output-enable pins to SOM KD240
arm64: zynqmp: Enable uart0 with pinctrl description
arm64: zynqmp: Add support for K26 rev2 boards
arm64: zynqmp: Setup default si570 frequency to 156.25MHz
arm: dts: xilinx: Remove redundant is-dual and is-stacked DT properties
Revert "watchdog: xilinx_wwdt: Add "xlnx,versal-wwdt-1.0" compatible"
Revert "dt-bindings: watchdog: xlnx,versal-wwdt: Add "xlnx,versal-wwdt-1.0" compatible"
fpga: bridge: make fpga_bridge_class a static const structure
fpga: bridge: return errors in the show() method of the "state" attribute
fpga: bridge: properly initialize bridge device before populating children
fpga: bridge: fix kernel-doc parameter description
fpga: bridge: fix kernel-doc
edac: Remove the cortex cache edac driver
Revert "edac: Update device tree bindings for cortex_arm64"
drm: xlnx: hdmitx: Add HDCP1X support
dt-bindings: display: xlnx: hdmitx: Add HDCP1X key management support
drm: xlnx: hdcp: Add HDMI supportive HDCP1X functionalities
drm: xlnx: hdcp: Add HDMI supportive HDCP Secure hashing algorithm
staging: xilinx_hdcp: Remove unused XBYTES_PER_DIGIT #define
staging: xlnx_hdcp1x: Add HDMI supportive functionality
staging: xlnx_hdcp1x: Fix kernel-doc errors
firmware: xilinx: fix enum mismatch
Revert "uas: Add US_FL_NO_ATA_1X for linux tcm_usb_gadget"
Revert "serial: uartps: Fix stuck ISR if RX disabled with non-empty FIFO"
i2c: xiic: Correct return value check for xiic_reinit()
Revert "drivers: clk: zynqmp: Add versal-net compatible string"
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
csudma: Add a CMake file to support compiling driver examples in the Yocto flow
Warp_Init Driver: Warp_Init driver ported for decoupling flow
Warp_filter Driver: Warp_filter driver ported for decoupling flow
SCD Driver: SCD driver ported for decoupling flow
Multiscaler Driver: Multiscaler driver ported for decoupling flow
Mixer Driver: Mixer driver ported for decoupling flow
Gammalut Driver: Gammalut driver ported for decoupling flow
Demosaic Driver: Demosaic driver ported for decoupling flow
VPSS Driver: VPSS driver ported for decoupling flow
vscaler Driver: vscaler driver ported for decoupling flow
vcresampler Driver: vcresampler driver ported for decoupling flow
VTC driver: Added interrupts parameter to yaml file.
letterbox Driver: letterbox driver ported for decoupling flow
hscaler Driver: hscaler driver ported for decoupling flow
hcresampler Driver: hcresampler driver ported for decoupling flow
Deintercaler Driver: Deintercaler driver ported for decoupling flow
CSC Driver: CSC driver ported for decoupling flow
i2stx: Add support for system device-tree flow
i2stx: Add support for System device-tree flow
BSP: Add support for RISC-V delay routines
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Below are the updates
lopper: lops: lop-domain-linux-a72-prune: prune symbol node
lopper: lops: lop-domain-a72-prune: Don't delete pl nodes
lopper: assists: xlnx_overlay_dt: Migrate the DT overlays to sugar syntax
lopper:assists:xparams: Provide an option to configure the xparam prefix
lopper:assists:xparams: Replace the node label name with the IP name in canonical entries
Signed-off-by: Appana Durga Kedareswara rao <appana.durga.kedareswara.rao@amd.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
package
DEVICE_ID, BOARD, and other cmake meta-data are being generated in the
standalone folder, which won't be available to other modules if other
modules try to access this CMake variables it is generated as an empty
string. Fix this issue by copying the common CMake meta-data file to the
cmake directory, so that other modules can consume it
Signed-off-by: Appana Durga Kedareswara rao <appana.durga.kedareswara.rao@amd.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
|
|
|
|
|
| |
Update wic image flashing instructions for SD/eMMC boots.
Signed-off-by: Sandeep Gundlupet Raju <sandeep.gundlupet-raju@amd.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
|
|
|
|
|
|
| |
Update boot instructions using slirp mode when tap devices are not
configured.
Signed-off-by: Sandeep Gundlupet Raju <sandeep.gundlupet-raju@amd.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
|
|
|
|
|
|
|
|
|
| |
1. Add meta-virtualization layer dependencies in README.md file as
this is required for lopper tool for SDT build flow.
2. Remove machine table list and point to meta layer README.
3. Update build instructions for wic image and setting up tap devices.
4. Add instructions to clone gen-machine-conf repo submodules.
Signed-off-by: Sandeep Gundlupet Raju <sandeep.gundlupet-raju@amd.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
|
|
|
|
|
|
|
|
|
|
| |
Update System Device tree build instructions. README-setup is
deprecated instead use gen-machineconf tool to parse sdtgen output and
generate machine configuration files.
Also add meta-virtualization layer dependencies in README.md file as
this is required for lopper tool.
Signed-off-by: Sandeep Gundlupet Raju <sandeep.gundlupet-raju@amd.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
|
|
|
|
|
|
| |
stable build vck5000 got fail due to board template in yocto device-tree
variable so changing to versal-vck5000-reva
Signed-off-by: Sachin Kedare <sachin.kedare@amd.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
ospipsv: data: Update dependency_files inorder to pull dependency files automatically
ospipsv: data: Update driver version
i2srx: Add SDT support for I2S Receiver drivers
i2srx: Add support for SDT support for I2SRX drivers
vphy: Add support for system device-tree flow
vphy: Add support for system device-tree flow
uartlite: Fix yaml file to pull the uartlite driver
v_hdmitxss1: Add support for SDT flow
v_hdmitx1: Add support for SDT flow
v_hdmirxss1: Add support for SDT flow
v_hdmirx1: Add support for SDT flow
v_hdmiphy1: Add support for SDT flow
v_hdmi_common: Add support for SDT flow
|
|
|
|
|
|
| |
yocto_machine.py: update kernel load address for microblaze
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
While the 'git' version should never be preferred, some may find it useful
for development. However, this was causing a parse error in some
configurations:
fsbl-firmware_git.bb: Exception during build_dependencies for T
bb.data_smart.ExpansionError: Failure expanding variable SRCPV, expression
was ${@bb.fetch2.get_srcrev(d)} which triggered exception FetchError:
Fetcher failure: Unable to resolve 'git' in upstream git repository in git
ls-remote output for github.com/Xilinx/embeddedsw.git
The variable dependency chain for the failure is:
SRCPV -> PV -> WORKDIR -> T
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
|
|
| |
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
|
|
|
| |
Signed-off-by: John Toomey <john.toomey@amd.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
|
|
|
|
|
| |
2024.1 has been reset back to 6.1.0 version, but is otherwise functionally
similar to the 6.1.30 release from 2023.2.
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|