summaryrefslogtreecommitdiffstats
path: root/meta-xilinx-bsp/recipes-bsp
Commit message (Collapse)AuthorAgeFilesLines
* various: Move from 2022.1 to 2022.2Mark Hatle2022-02-051-0/+0
| | | | Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* platform-init: Split into board specific entriesMark Hatle2021-12-223-0/+13325
| | | | Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* arm-trusted-firmware: Split board specific entriesMark Hatle2021-12-221-0/+2
| | | | | | Cleanup some of the override syntax. Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* device-tree: Break into base bb and board specific bbappendMark Hatle2021-12-229-0/+1212
| | | | Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* kc705-bitstream: Move to bsp layer, bsp specificMark Hatle2021-12-221-0/+48
| | | | Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* Initial restructure/split of meta-xilinx-bspMark Hatle2021-12-2244-16180/+0
| | | | | | | | | | Create a new meta-xilinx-core, move core functionality to the core, keeping board specific files in the bsp layer. zynqmp-generic changed from require <board> to include, so if meta-xilinx-bsp is not available it will not fail. Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* Updated SRCREV for 2022Sivaprasad Addepalli2021-12-221-1/+1
| | | | Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
* Updated SRCREV for 2022Sivaprasad Addepalli2021-12-161-1/+1
| | | | Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
* arm-trusted-firmware: Updated branch for 2022Mark Hatle2021-12-161-3/+3
| | | | Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* Revert "**TEMPORARY** atf: set ATF_MEM_BASE, ATF_MEM_SIZE to bypass size ↵Venkatesh Yadav Abbarapu2021-12-111-2/+2
| | | | | | | | issues with latest gcc version" This reverts commit 00c9ca7989542caef20ea30bbf263d66d3942cad. Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* Revert "arm-trusted-firmware.inc: Use atf MEM_BASE, MEM_SIZE from DDR only ↵Venkatesh Yadav Abbarapu2021-12-111-4/+2
| | | | | | | | for zynqmp" This reverts commit cd447cabee3052ab4c084a55149f5d9a232b380d. Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* Updated SRCREV for 2022Sivaprasad Addepalli2021-12-111-1/+1
| | | | Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
* bootgen: Move branch and commit to 2022 development branchMark Hatle2021-12-071-2/+2
| | | | Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* Updated SRCREV for 2022Sivaprasad Addepalli2021-11-291-1/+1
| | | | | | Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com> (cherry picked from commit 6e71b6801254a618761513f3e71a2aa565e86d10) Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* Updated SRCREV for 2022Sivaprasad Addepalli2021-11-231-1/+1
| | | | | | Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com> (cherry picked from commit fbe2f95f885b2524f9235e3ce9a3624e79a80afd) Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* bootbin: Adjust BIF_PARTITION_ATTRMark Hatle2021-11-181-1/+19
| | | | | | | | | | | The order is critical for the system to boot properly. Add a comment explaing the requirements, making the various parts parameterized to allow the optional parameters to be adjusted. The bitstream element will typically be added by a bbappend in a layer such as meta-xilinx-tools. Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* Updated SRCREV for 2022Sivaprasad Addepalli2021-11-181-1/+1
| | | | | | Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com> (cherry picked from commit f4e22e0a2616d34248add50fd08b8fd9923bb8d4) Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* Updated SRCREV for 2022Sivaprasad Addepalli2021-11-151-2/+2
| | | | | | Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com> (cherry picked from commit 5a464cd21783fb5ba3b648a2f69f663f13de990c) Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* Move from 2021.2 to 2022.1Mark Hatle2021-11-153-0/+0
| | | | | | Signed-off-by: Mark Hatle <mark.hatle@xilinx.com> (cherry picked from commit eef9f49887e2471768b649450a0769859fd63ba5) Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* Convert to new override syntaxMark Hatle2021-11-154-11/+11
| | | | | | Fix various overrides that have been missed in previous conversion. Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* arm-trusted-firmware.inc: Use atf MEM_BASE, MEM_SIZE from DDR only for zynqmpAshwini Lomate2021-11-151-2/+4
| | | | | Signed-off-by: Ashwini Lomate <ashwini.lomate@xilinx.com> Signed-off-by: Sai Hari Chandana Kalluri <chandana.kalluri@xilinx.com>
* Updated SRCREV for 2021Sivaprasad Addepalli2021-11-021-1/+1
| | | | Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
* Update to bootgen SRCREV to point to latest commit on branch.RamyaSree2021-11-021-1/+1
| | | | Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* Updated SRCREV for 2021Sivaprasad Addepalli2021-11-021-1/+1
| | | | Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
* device-tree: Fix GPL-2.0 referenceMark Hatle2021-10-251-1/+1
| | | | | | The GPL-2.0 license was removed and replaced by GPL-2.0-or-later. Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* arm-trusted-firmware: Move to latest srcrev for 2021.2Mark Hatle2021-10-251-1/+1
| | | | Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* manual changes for overrides syntaxSai Hari Chandana Kalluri2021-10-061-2/+2
| | | | Signed-off-by: Sai Hari Chandana Kalluri <chandana.kalluri@xilinx.com>
* **TEMPORARY** atf: set ATF_MEM_BASE, ATF_MEM_SIZE to bypass size issues with ↵Sai Hari Chandana Kalluri2021-09-281-2/+2
| | | | | | | | | latest gcc version Set ATF_MEM_BASE, ATF_MEM_SIZE to bypass size issues with latest gcc version. Revert after ATF source code has upgraded to latest version Signed-off-by: Sai Hari Chandana Kalluri <chandana.kalluri@xilinx.com>
* manual changes for overrides syntax fixesSai Hari Chandana Kalluri2021-09-283-7/+7
| | | | Signed-off-by: Sai Hari Chandana Kalluri <chandana.kalluri@xilinx.com>
* Convert to new override syntaxSai Hari Chandana Kalluri2021-09-2818-128/+128
| | | | | | | | | | This is the result of automated script (0.9.0) conversion: oe-core/scripts/contrib/convert-overrides.py . converting the metadata to use ":" as the override character instead of "_". Signed-off-by: Sai Hari Chandana Kalluri <chandana.kalluri@xilinx.com>
* bootgen: Updated commit Id to point the release branchRamyaSree2021-09-281-2/+2
| | | | Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* Updated SRCREV for 2021Sivaprasad Addepalli2021-09-281-1/+1
| | | | Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
* u-boot-xlnx: Update branch and SRCREV for 2021.2Mark Hatle2021-09-281-2/+2
| | | | Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* Updated SRCREV for 2021Sivaprasad Addepalli2021-09-281-1/+1
| | | | Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
* Updated SRCREV for 2021Sivaprasad Addepalli2021-09-281-1/+1
| | | | Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
* Updated SRCREV for 2021Sivaprasad Addepalli2021-09-281-1/+1
| | | | Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
* Updated SRCREV for 2021Sivaprasad Addepalli2021-09-281-1/+1
| | | | Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
* xilinx-bootbin: Adjust configuration to work on non-xilinx BSPMark Hatle2021-09-281-1/+1
| | | | | | | If BIF_PARTITION_ATTR is not defind, a python exception is generated. Set a default value or "" to avoid failure in the replacement function. Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* Updated SRCREV for 2021Sivaprasad Addepalli2021-09-281-1/+1
| | | | Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
* Updated SRCREV for 2021Sivaprasad Addepalli2021-09-281-1/+1
| | | | Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
* xilinx-bootbin: Make board specificMark Hatle2021-09-281-1/+3
| | | | | | | Depends on various board specific packages, so this must also be board specific. Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* u-boot-xlnx: Make board specificMark Hatle2021-09-281-0/+4
| | | | | | | Various parameters change and trigger rebuilds based on board specific dependencies. Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* Updated SRCREV for 2021Sivaprasad Addepalli2021-09-281-1/+1
| | | | Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
* u-boot-zynq-scr: Sync with zynqmp-dr PACKAGE_ARCH mechanismMark Hatle2021-09-281-8/+6
| | | | | | | Use the same approach as fsbl and pmufw. The previous implementation could have picked the wrong PACKAGE_ARCH in some cases. Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* u-boot-zynq-uenv: Remove incorrect dependency processingMark Hatle2021-09-281-3/+0
| | | | | | | | | | An RDEPEND can not be turned into a DEPEND directly. Indirectly the system is capable of doing this via various mapping, but the function in use can not do this safely. Also move ultra96 firmware from RRECOMMEND to RDEPEND. Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* Updated SRCREV for 2021Sivaprasad Addepalli2021-09-281-1/+1
| | | | Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
* Updated SRCREV for 2021Sivaprasad Addepalli2021-09-281-1/+1
| | | | Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
* bootgen: Update SRCREV to 2021.2 versionMark Hatle2021-09-281-2/+2
| | | | | | | | It appears the previous SRCREV is no longer present, update to latest srcrev. License change just updates the year. Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* Updated SRCREV for 2021Sivaprasad Addepalli2021-09-281-1/+1
| | | | Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
* Updated SRCREV for 2021Sivaprasad Addepalli2021-09-281-1/+1
| | | | Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
generated by cgit v1.2.3-54-g00ecf (git 2.39.0) at 2025-08-06 14:27:15 +0000