summaryrefslogtreecommitdiffstats
path: root/meta-xilinx-bsp/recipes-bsp
Commit message (Collapse)AuthorAgeFilesLines
* bootgen: Updated commit Id to point the release branchRamyaSree2021-09-281-2/+2
| | | | Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* Updated SRCREV for 2021Sivaprasad Addepalli2021-09-281-1/+1
| | | | Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
* u-boot-xlnx: Update branch and SRCREV for 2021.2Mark Hatle2021-09-281-2/+2
| | | | Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* Updated SRCREV for 2021Sivaprasad Addepalli2021-09-281-1/+1
| | | | Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
* Updated SRCREV for 2021Sivaprasad Addepalli2021-09-281-1/+1
| | | | Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
* Updated SRCREV for 2021Sivaprasad Addepalli2021-09-281-1/+1
| | | | Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
* Updated SRCREV for 2021Sivaprasad Addepalli2021-09-281-1/+1
| | | | Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
* xilinx-bootbin: Adjust configuration to work on non-xilinx BSPMark Hatle2021-09-281-1/+1
| | | | | | | If BIF_PARTITION_ATTR is not defind, a python exception is generated. Set a default value or "" to avoid failure in the replacement function. Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* Updated SRCREV for 2021Sivaprasad Addepalli2021-09-281-1/+1
| | | | Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
* Updated SRCREV for 2021Sivaprasad Addepalli2021-09-281-1/+1
| | | | Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
* xilinx-bootbin: Make board specificMark Hatle2021-09-281-1/+3
| | | | | | | Depends on various board specific packages, so this must also be board specific. Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* u-boot-xlnx: Make board specificMark Hatle2021-09-281-0/+4
| | | | | | | Various parameters change and trigger rebuilds based on board specific dependencies. Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* Updated SRCREV for 2021Sivaprasad Addepalli2021-09-281-1/+1
| | | | Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
* u-boot-zynq-scr: Sync with zynqmp-dr PACKAGE_ARCH mechanismMark Hatle2021-09-281-8/+6
| | | | | | | Use the same approach as fsbl and pmufw. The previous implementation could have picked the wrong PACKAGE_ARCH in some cases. Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* u-boot-zynq-uenv: Remove incorrect dependency processingMark Hatle2021-09-281-3/+0
| | | | | | | | | | An RDEPEND can not be turned into a DEPEND directly. Indirectly the system is capable of doing this via various mapping, but the function in use can not do this safely. Also move ultra96 firmware from RRECOMMEND to RDEPEND. Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* Updated SRCREV for 2021Sivaprasad Addepalli2021-09-281-1/+1
| | | | Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
* Updated SRCREV for 2021Sivaprasad Addepalli2021-09-281-1/+1
| | | | Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
* bootgen: Update SRCREV to 2021.2 versionMark Hatle2021-09-281-2/+2
| | | | | | | | It appears the previous SRCREV is no longer present, update to latest srcrev. License change just updates the year. Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* Updated SRCREV for 2021Sivaprasad Addepalli2021-09-281-1/+1
| | | | Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
* Updated SRCREV for 2021Sivaprasad Addepalli2021-09-281-1/+1
| | | | Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
* Updated SRCREV for 2021Sivaprasad Addepalli2021-09-282-2/+2
| | | | Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
* u-boot-zynq-scr: Remove fdt_high env from boot.scrRaju Kumar Pothuraju2021-09-281-21/+0
| | | | | | | | | | | As per the U-boot fdt_high and initrd_high got deprecated and need to use the bootm_low/bootm_size instead. to increase bootm_low address use the config value(CONFIG_SYS_BOOTMAPSZ) or define bootm_low in the boot script since this is a boot time generated values. Signed-off-by: Raju Kumar Pothuraju <raju.kumar-pothuraju@xilinx.com> Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* Updated SRCREV for 2021Sivaprasad Addepalli2021-09-281-1/+1
| | | | Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
* Updated SRCREV for 2021Sivaprasad Addepalli2021-09-281-1/+1
| | | | Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
* boot.cmd.ubifs: Rename QSPI_FIT_IMAGE_LOADADDRESS to FIT_IMAGE_LOADADDRESSRaju Kumar Pothuraju2021-09-281-3/+2
| | | | | Signed-off-by: Raju Kumar Pothuraju <raju.kumar-pothuraju@xilinx.com> Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* u-boot-zyqn-uenv: Update KERNEL LOAD ADDRESS for zynqmpSandeep Gundlupet Raju2021-09-271-1/+1
| | | | | | | | | | | | | While booting aarch64 kernel it warns with below message. Firmware Bug]: Kernel image misaligned at boot, please fix your bootloader! Update KERNEL LOAD ADDRESS for zynqmp to 0x200000. There is a 2MB enforcement for aarch64 boot images. Signed-off-by: Sandeep Gundlupet Raju <sandeep.gundlupet-raju@xilinx.com> Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* u-boot-zyqn-scr: Update KERNEL OFFSET for versalSandeep Gundlupet Raju2021-09-271-2/+2
| | | | | | | | | | | | | While booting aarch64 kernel it warns with below message. [Firmware Bug]: Kernel image misaligned at boot, please fix your bootloader! Update KERNEL OFFSET for versal to 0x200000. There is a 2MB enforcement for aarch64 boot images. Signed-off-by: Sandeep Gundlupet Raju <sandeep.gundlupet-raju@xilinx.com> Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* Updated SRCREV for 2021Sivaprasad Addepalli2021-09-271-1/+1
| | | | Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
* xilinx-bootbin: Support 'bitstream'Mark Hatle2021-09-271-1/+2
| | | | | | | Unlike the other recipes, there is no 'bitstream' recipe, everything is expected to provide "virtual/bitstream" instead. So allow this behavior. Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* base-pdi: Warn the user earlier if config is missingMark Hatle2021-09-271-0/+5
| | | | Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* device-tree: Create deploy link to DTBMark Hatle2021-09-271-1/+16
| | | | | | | Bootbin support requires the dtb to be available in the deploydir as 'system.dtb'. This matches existing meta-xilinx-tools behavior. Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* extract-cdo: Move from meta-xilinx-toolsMark Hatle2021-09-271-0/+34
| | | | Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* Enabling bootbin wiring for decoupling flow for zynqmp and versalJaewon Lee2021-09-2710-131/+98
| | | | Signed-off-by: Jaewon Lee <jaewon.lee@xilinx.com>
* Adding bootbin as is from xilinx-toolsJaewon Lee2021-09-275-0/+363
| | | | Signed-off-by: Jaewon Lee <jaewon.lee@xilinx.com>
* Updated SRCREV for 2021Sivaprasad Addepalli2021-09-271-1/+1
| | | | Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
* Revert "Updated SRCREV for 2021"Mark Hatle2021-09-271-1/+1
| | | | | | | | This reverts commit 88a17d5eaa50162417374c9a1c6d7c8d2eb0c5d2. Triggers failures in rfdc-* recipes. Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* Updated SRCREV for 2021Sivaprasad Addepalli2021-09-271-1/+1
| | | | Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
* boot.cmd.generic: Define env variables for mmc boot file namesRaju Kumar Pothuraju2021-09-271-8/+12
| | | | | | | | | This patch will define uboot env variables in boot script for mmc boot file names. This will help users to update these values from uEnv.txt file. Signed-off-by: Raju Kumar Pothuraju <raju.kumar-pothuraju@xilinx.com> Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* Updated SRCREV for 2021Sivaprasad Addepalli2021-09-271-1/+1
| | | | Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
* Updated SRCREV for 2021Sivaprasad Addepalli2021-09-271-1/+1
| | | | Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
* Updated SRCREV for 2021Sivaprasad Addepalli2021-09-271-1/+1
| | | | Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
* bootgen: Sync recipe to 2021.2 json fileMark Hatle2021-09-271-3/+3
| | | | Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* u-boot-xlnx: Update commit ids for 2021 releaseMark Hatle2021-09-271-1/+1
| | | | Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* Update commit ids for 2021 releaseSai Hari Chandana Kalluri2021-09-272-3/+3
| | | | Signed-off-by: Sai Hari Chandana Kalluri <chandana.kalluri@xilinx.com>
* Update recipe names to 2012.2 from 2021.1Sai Hari Chandana Kalluri2021-09-273-0/+0
| | | | Signed-off-by: Sai Hari Chandana Kalluri <chandana.kalluri@xilinx.com>
* Update commit id and branch for 2021 releaseSai Hari Chandana Kalluri2021-07-141-3/+3
| | | | Signed-off-by: Sai Hari Chandana Kalluri <chandana.kalluri@xilinx.com>
* Update recipe names from 2020.2 to 2021.1Sai Hari Chandana Kalluri2021-07-142-0/+0
| | | | Signed-off-by: Sai Hari Chandana Kalluri <chandana.kalluri@xilinx.com>
* Update commit ids for 2021 releaseSai Hari Chandana Kalluri2021-07-141-2/+2
| | | | Signed-off-by: Sai Hari Chandana Kalluri <chandana.kalluri@xilinx.com>
* Update commit ids for 2021 releaseSai Hari Chandana Kalluri2021-07-141-1/+1
| | | | Signed-off-by: Sai Hari Chandana Kalluri <chandana.kalluri@xilinx.com>
* Update commit id for 2021-integrationSai Hari Chandana Kalluri2021-07-141-2/+2
| | | | Signed-off-by: Sai Hari Chandana Kalluri <chandana.kalluri@xilinx.com>