| Commit message (Collapse) | Author | Age | Files | Lines |
|
|
|
|
|
|
| |
The reference was not used in any xilinx code, however external recipes
may have relied on this value and loaded the wrong kernel.
Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
|
|
|
|
| |
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
| |
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
| |
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
| |
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
| |
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
| |
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
| |
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
| |
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
|
|
| |
Set to the latest maste rev
Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
|
|
|
|
| |
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
| |
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
| |
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
| |
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
|
|
| |
master branch contains all the latest fixes/enhancments.
Signed-off-by: Appana Durga Kedareswara rao <appana.durga.rao@xilinx.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
There are changes in microblaze cpu cluster node_name and node_labels.
so update the lop file accordingly to generate microblaze tune macros.
Previously the microblaze.conf is generated like below
For Versal:
AVAILTUNES += "microblaze-cpu2"
TUNE_FEATURES_tune-microblaze-cpu2 = " microblaze v10.0 barrel-shift
pattern-compare reorder multiply-high divide-hard fpu-soft"
PACKAGE_EXTRA_ARCHS_tune-microblaze-cpu2 = "${TUNE_PKGARCH}"
TUNE_FEATURES_tune-pmc-microblaze = ${TUNE_FEATURES_tune-microblaze-cpu2}
AVAILTUNES += "microblaze-cpu3"
TUNE_FEATURES_tune-microblaze-cpu3 = " microblaze v10.0 barrel-shift
pattern-compare reorder multiply-high divide-hard fpu-soft"
PACKAGE_EXTRA_ARCHS_tune-microblaze-cpu3 = "${TUNE_PKGARCH}"
TUNE_FEATURES_tune-psm-microblaze = ${TUNE_FEATURES_tune-microblaze-cpu3}
For Zynqmp:
AVAILTUNES += "microblaze-cpu0"
TUNE_FEATURES_tune-microblaze-cpu0 = " microblaze v9.2 barrel-shift
pattern-compare reorder fpu-soft"
PACKAGE_EXTRA_ARCHS_tune-microblaze-cpu0 = "${TUNE_PKGARCH}"
TUNE_FEATURES_tune-pmu-microblaze = "${TUNE_FEATURES_tune-microblaze-cpu0}"
With the new changes the microblaze.conf is generated like below
For Versal:
AVAILTUNES += "microblaze-cpu0"
TUNE_FEATURES_tune-microblaze-cpu0 = " microblaze v10.0 barrel-shift
pattern-compare reorder multiply-high divide-hard fpu-soft"
PACKAGE_EXTRA_ARCHS_tune-microblaze-cpu0 = "${TUNE_PKGARCH}"
TUNE_FEATURES_tune-pmc-microblaze = "${TUNE_FEATURES_tune-microblaze-cpu0}"
AVAILTUNES += "microblaze-cpu1"
TUNE_FEATURES_tune-microblaze-cpu1 = " microblaze v10.0 barrel-shift
pattern-compare reorder multiply-high divide-hard fpu-soft"
PACKAGE_EXTRA_ARCHS_tune-microblaze-cpu1 = "${TUNE_PKGARCH}"
TUNE_FEATURES_tune-psm-microblaze = "${TUNE_FEATURES_tune-microblaze-cpu1}"
For Zynqmp: No change
the cpu index is changed because the cpu@0 for cpus_microblaze is same for
both pmc and psm, hence for better readability we updated the lop file to
generate cpu0 for pmc and cpu1 for psm.
Signed-off-by: Naga Sureshkumar Relli <naga.sureshkumar.relli@xilinx.com>
|
|
|
|
|
|
|
|
| |
Master-next fixes some issues we were having. The new version also now
requires the python 'humanfriendly' modules, so bbappend this to make
it available to nativesdk and native.
Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
|
|
|
|
| |
Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
|
|
|
|
| |
Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
|
|
|
|
|
|
| |
Add support for PLM, PMU and PSM. Only ZynqMP processing currently works.
Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
|
|
|
|
|
|
|
|
|
|
|
| |
Microblaze configuration is the only lop file so far, additional ones are
expected.
To use this:
lopper.py -f --enhanced -i lops/lop-microblaze-yocto.dts microblaze-system-top.dtb tfoo.dts
Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
|
|
|
|
| |
Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
|
|
|
|
| |
Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
|
|
|
|
| |
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
|
|
| |
Pick latest SRCREV for kmeta
Signed-off-by: Sai Hari Chandana Kalluri <chandana.kalluri@xilinx.com>
|
|
|
|
| |
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
| |
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
|
| |
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
|
|
|
|
| |
Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
|
|
|
|
|
|
| |
Updating linux and embeddedsw commits
Signed-off-by: Jaewon Lee <jaewon.lee@xilinx.com>
|
|
|
|
| |
Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
|
|
|
|
| |
Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
|
|
|
|
| |
Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
|
|
|
|
| |
Signed-off-by: Jaewon Lee <jaewon.lee@xilinx.com>
|
|
|
|
| |
Signed-off-by: Sai Hari Chandana Kalluri <chandana.kalluri@xilinx.com>
|
|
|
|
| |
Signed-off-by: Sai Hari Chandana Kalluri <chandana.kalluri@xilinx.com>
|
| |
|
|
|
|
|
|
|
| |
Update the branch and commit id for 2021.1 for hdmi-modules.
Signed-off-by: Vishal Sagar <vishal.sagar@xilinx.com>
Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
|
|
|
|
| |
Signed-off-by: Sai Hari Chandana Kalluri <chandana.kalluri@xilinx.com>
|
|
|
|
|
|
|
| |
Autoload kernel module for usb5744 for SOM
Signed-off-by: Sai Hari Chandana Kalluri <chandana.kalluri@xilinx.com>
Signed-off-by: Christian Kohn <christian.kohn@xilinx.com>
|
|
|
|
|
|
|
| |
Update dp-modules branch to 2021.1 and commit id.
Signed-off-by: Sandeep Gundlupet Raju <sandeep.gundlupet-raju@xilinx.com>
Signed-off-by: Sai Hari Chandana Kalluri <chandana.kalluri@xilinx.com>
|
|
|
|
| |
Signed-off-by: Sai Hari Chandana Kalluri <chandana.kalluri@xilinx.com>
|
|
|
|
| |
Signed-off-by: Sai Hari Chandana Kalluri <chandana.kalluri@xilinx.com>
|
|
|
|
| |
Signed-off-by: Sai Hari Chandana Kalluri <chandana.kalluri@xilinx.com>
|
|
|
|
| |
Signed-off-by: Sai Hari Chandana Kalluri <chandana.kalluri@xilinx.com>
|
|
|
|
| |
Signed-off-by: Sai Hari Chandana Kalluri <chandana.kalluri@xilinx.com>
|
|
|
|
|
|
| |
This reverts commit 6fd06856a72e1bedb27e0f3890840d7d741a062f.
Signed-off-by: Jaewon Lee <jaewon.lee@xilinx.com>
|
|
|
|
|
|
| |
This reverts commit d4eeda3a87815747fc3c53ce6117dd4b0d8cacd1.
Signed-off-by: Jaewon Lee <jaewon.lee@xilinx.com>
|
|
|
|
|
|
| |
This reverts commit 6a8b0d0cae0e1e473e1b3414664eb4539eabaede.
Signed-off-by: Jaewon Lee <jaewon.lee@xilinx.com>
|
|
|
|
|
|
| |
KCONF_AUDIT_LEVEL: set to 0 to disable kernel_configcheck logs
Signed-off-by: Sai Hari Chandana Kalluri <chandana.kalluri@xilinx.com>
|