| Commit message (Collapse) | Author | Age | Files | Lines |
|\
| |
| |
| | |
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
| |
| |
| |
| |
| |
| | |
fix: data cache issue
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
| |
| |
| |
| |
| |
| |
| | |
Changelog:
(none)
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
| |
| |
| |
| |
| |
| |
| |
| | |
Changelog:
(none)
Signed-off-by: John Toomey <john.toomey@amd.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
| |
| |
| |
| |
| |
| |
| |
| | |
Changelog:
(none)
Signed-off-by: John Toomey <john.toomey@amd.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
| |
| |
| |
| |
| |
| |
| |
| | |
Changelog:
(none)
Signed-off-by: John Toomey <john.toomey@amd.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
| |
| |
| |
| |
| |
| |
| | |
Update driver to xlnx,vdu-2.0 for 2.0 VDU IP
Signed-off-by: Siva Addepalli <siva.addepalli@amd.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
| |
| |
| |
| |
| |
| |
| | |
Make reset-gpios as an optional property
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
| |
| |
| |
| |
| |
| |
| | |
Adding support for vdu-auto-instance
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
| |
| |
| |
| |
| |
| | |
The PVs are now based on the recipe version, not the global Xilinx version.
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
| |
| |
| |
| |
| | |
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
| |
| |
| |
| |
| | |
Signed-off-by: Rohit Visavalia <rohit.visavalia@amd.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
| |
| |
| |
| | |
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
| |
| |
| |
| |
| | |
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|/
|
|
|
|
|
| |
Signed-off-by: Rohit Visavalia <rohit.visavalia@amd.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
(cherry picked from commit 934024344e434c0939626494eaf261633019726d)
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
|
|
| |
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
|
|
| |
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
kernel-module-vdu:
Fix vdu core clock frequency unit to Hz
feat: add mcu getter/setter forward mail
libvdu-ctrlsw:
chore: update to revision d20230127
libvdu-omxil:
vdu: add device name setting for demo app
vdu: add HEVC index and type
chore: update to revision d20230127
vdu-firmware:
chore: update to revision d20230127
Signed-off-by: Sai Hari Chandana Kalluri <chandana.kalluri@xilinx.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
|
|
|
|
|
|
| |
Add vdu udev-rules file to change permissions and ownership group to video.
This allows non root users to run encoder and decoder software.
Signed-off-by: Sai Hari Chandana Kalluri <chandana.kalluri@xilinx.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
|
|
|
|
|
| |
Update commit ids for 2023 release
Signed-off-by: Sai Hari Chandana Kalluri <chandana.kalluri@xilinx.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
|
|
|
|
|
|
| |
Pull in latest commit ids that include minor changes to License file.
Verify correct compilation against latest kernel version.
Signed-off-by: Sai Hari Chandana Kalluri <chandana.kalluri@xilinx.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
|
|
|
|
|
|
|
|
|
|
| |
Add yocto recipe to integrate AllegroDVT2 OpenMax Integration Layer. The
OpenMax APIs define a standardized media component interface to enable
developers and platform providers to integrate and communicate with multimedia
codecs implemented in hardware or software.
The OpenMAX IL layer is integrated on top of the VDU Control Software.
Signed-off-by: Sai Hari Chandana Kalluri <chandana.kalluri@xilinx.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
Enable VDU IP in yocto. Video Decode Unit (VDU) core is a Hard IP in Versal®
AI Edge and Versal® AI Core series. The VDU core has multiple instance decoder
cores (upto four cores) and are implemented as Hard IP in Versal® AI Edge and
Versal® AI Core series. To enable this the following recipes are included:
- kernel-module-vdu
- vdu-firmware
- vdu-ctrlsw
Signed-off-by: Sai Hari Chandana Kalluri <chandana.kalluri@xilinx.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|