summaryrefslogtreecommitdiffstats
path: root/meta-xilinx-standalone/conf
Commit message (Collapse)AuthorAgeFilesLines
* xilinx-standalone.inc: Move to xlnx specific versions of libmetal and open-ampkirkstone-nextMark Hatle2022-10-191-2/+2
| | | | Signed-off-by: Mark Hatle <mark.hatle@kernel.crashing.org>
* Merge branch 'honister' into kirkstone-nextMark Hatle2022-09-121-1/+5
|\ | | | | | | Signed-off-by: Mark Hatle <mark.hatle@amd.com>
| * User can now set XILINX_RELEASE_VERSION to either 'v2022.1' or 'v2022.2'Mark Hatle2022-09-121-1/+6
| | | | | | | | | | | | | | | | | | | | | | This will in-turn select the preferred version for various components to match a given release. It is advise that the user use the latest version whenever possible, but if they are stuck on an older version of Vivado they may need to select the older release. Signed-off-by: Mark Hatle <mark.hatle@amd.com>
| * various: Move from 2022.1 to 2022.2Mark Hatle2022-02-051-1/+1
| | | | | | | | Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
| * Remove hardknott from LAYERSERIES_COMPATJohn Toomey2022-02-021-1/+1
| | | | | | | | | | | | | | We do not maintain support for hardknott so it is being removed Signed-off-by: John Toomey <jtoomey@xilinx.com> Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
| * Remove gatesgarth from LAYERSERIES_COMPATJohn Toomey2022-01-311-1/+1
| | | | | | | | | | | | | | | | We do not build, test or support gatesgarth in any of our layers so it makes sense to remove this for the various layer.conf files Signed-off-by: John Toomey <jtoomey@xilinx.com> Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
| * meta-xilinx-standalone: Remove obsolete machinesMark Hatle2022-01-237-37/+0
| | | | | | | | | | | | | | These machines are no longer necessary, as the regular "generic" machine with an alterantive DEFAULTTUNE should be used instead. Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
| * Revert "microblaze-tc: Remove bigendian variants per tc group"Mark Hatle2022-01-071-5/+180
| | | | | | | | | | | | | | | | | | | | This reverts commit a6d0eac8564fd02425b1260e58c552589586cf3d. The toolchain itself has internal expectations of big-endian libraries being available, even when building little-endian components. It uses relative paths that include certain big-endian path locations. Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
| * meta-xilinx-standalone: Move from cortexr5f to cortexr5Mark Hatle2021-12-202-2/+2
| | | | | | | | | | | | | | After moving from Xilinx specific cortex r5 turning file, the 5f is no longer defined. Move to the now standard 'cortexr5' definition. Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
| * Remove cortexrm tune, as Yocto Project now has cortex-r tunesMark Hatle2021-12-201-27/+37
| | | | | | | | | | | | | | armrm override is now replaced by armv7r and armv8r overrides. Adjust recipes to match the new usage. Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
| * Move baremetal include to meta-xilinx-standaloneMark Hatle2021-12-201-0/+7
| | | | | | | | | | | | | | This was missed in the prior move of the components to meta-xilinx-standalone layer. Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
| * microblaze-tc: Remove bigendian variants per tc groupMark Hatle2021-12-071-180/+5
| | | | | | | | | | | | | | | | The big endian variants as they are not used much anymore. This preserved all of the little endian variants, and saves roughly 90 MiB of space and speeds up the build time considerably. Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
| * aarch32-tc.conf: Fix reference to cortex-a9 tune fileMark Hatle2021-12-071-1/+1
| | | | | | | | Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
| * move layer.conf defaults to 2022.1Mark Hatle2021-11-151-1/+1
| | | | | | | | | | | | Signed-off-by: Mark Hatle <mark.hatle@xilinx.com> (cherry picked from commit 77aea7992df133d04a5cef4d40878fbe372bfaa3) Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* | meta-xilinx-standalone: Switch layer to kirkstoneMark Hatle2022-08-311-1/+1
| | | | | | | | Signed-off-by: Mark Hatle <mark.hatle@kernel.crashing.org>
* | Move from 2021.2 to 2022.1Mark Hatle2022-05-021-1/+1
| | | | | | | | | | | | | | | | | | | | Rename recipes from 2021.2 to 2022.1 as necessary. Move internal references to 2022.1 (layer.conf and local.conf.sample) Move kernel to 2022.1 branch, as well as various kernel modules. Signed-off-by: Mark Hatle <mark.hatle@kernel.crashing.org>
* | Remove hardknott from LAYERSERIES_COMPATJohn Toomey2022-02-041-1/+1
| | | | | | | | | | | | | | We do not maintain support for hardknott so it is being removed Signed-off-by: John Toomey <jtoomey@xilinx.com> Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* | Remove gatesgarth from LAYERSERIES_COMPATJohn Toomey2022-02-041-1/+1
| | | | | | | | | | | | | | | | We do not build, test or support gatesgarth in any of our layers so it makes sense to remove this for the various layer.conf files Signed-off-by: John Toomey <jtoomey@xilinx.com> Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* | meta-xilinx-standalone: Remove obsolete machinesMark Hatle2022-01-237-37/+0
| | | | | | | | | | | | | | These machines are no longer necessary, as the regular "generic" machine with an alterantive DEFAULTTUNE should be used instead. Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* | meta-xilinx-standalone: Move from cortexr5f to cortexr5Mark Hatle2022-01-142-2/+2
| | | | | | | | | | | | | | After moving from Xilinx specific cortex r5 turning file, the 5f is no longer defined. Move to the now standard 'cortexr5' definition. Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* | Remove cortexrm tune, as Yocto Project now has cortex-r tunesMark Hatle2022-01-141-27/+37
| | | | | | | | | | | | | | armrm override is now replaced by armv7r and armv8r overrides. Adjust recipes to match the new usage. Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* | Move baremetal include to meta-xilinx-standaloneMark Hatle2022-01-141-0/+7
| | | | | | | | | | | | | | This was missed in the prior move of the components to meta-xilinx-standalone layer. Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* | aarch32-tc.conf: Fix reference to cortex-a9 tune fileMark Hatle2022-01-141-1/+1
|/ | | | Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* aarch64-tc: Fix cortexa72-cortexa53 referenceMark Hatle2021-11-011-1/+1
| | | | Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* meta-xilinx-standalone: various fixes for override syntax changesMark Hatle2021-10-251-2/+2
| | | | Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* Convert to new override syntaxSai Hari Chandana Kalluri2021-09-2810-440/+440
| | | | | | | | | | This is the result of automated script (0.9.0) conversion: oe-core/scripts/contrib/convert-overrides.py . converting the metadata to use ":" as the override character instead of "_". Signed-off-by: Sai Hari Chandana Kalluri <chandana.kalluri@xilinx.com>
* meta-xilinx-standalone: Sync standalone to latest embeddedswMark Hatle2021-09-282-2/+2
| | | | | | | | | | | | The latest embeddedsw components no longer need integration workarounds, other then the couple of patches being applied. This simplifies eliminates the custom do_configure, and simplifies the do_compile. EXTRA_COMPILER_FLAGS is now different then the default version. The versal defaults were also adjusted to match the expected output. Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* meta-xilinx-standalone: Fix typo in versal-fw multiconfig commentMark Hatle2021-09-281-1/+1
| | | | Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* meta-xilinx-standalone: Update microblaze configMark Hatle2021-09-282-2/+2
| | | | | | | Update the PMU machine and multiconfig files to match the current version of the embeddedsw. Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* xilinx-standalone.inc: add PREFERRED_VERSION for open-amp in case of ↵Ben Levinsky2021-09-281-0/+1
| | | | | | | | | | | standalone target In case of open-amp, there are multiple version of open-amp. For case of standalone, specify usage of meta-standalone-experimental layer for BSP that is provided. Signed-off-by: Ben Levinsky <ben.levinsky@xilinx.com> Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* xilinx-standalone.inc: add PREFERRED_VERSION for libmetal in case of ↵Ben Levinsky2021-09-281-0/+2
| | | | | | | | | | | standalone target In case of libmetal, there are multiple version of libmetal. For case of standalone, specify usage of meta-standalone-experimental layer for BSP that is provided. Signed-off-by: Ben Levinsky <ben.levinsky@xilinx.com> Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* distro: xilinx-standalone: Use Os option along with Link Time Optimization flagsAppana Durga Kedareswara rao2021-09-271-1/+1
| | | | | | | | Default Link Time Optimization flags should contain Os option along with flto and ffat-lto-objects flags to inline with the regular esw default compiler flags. Signed-off-by: Appana Durga Kedareswara rao <appana.durga.rao@xilinx.com>
* Update XILINX_VER_MAIN to 2021.2Sai Hari Chandana Kalluri2021-09-271-1/+1
| | | | Signed-off-by: Sai Hari Chandana Kalluri <chandana.kalluri@xilinx.com>
* layer.conf: Add honister hardknott LAYER COMPATSai Hari Chandana Kalluri2021-07-151-1/+1
| | | | Signed-off-by: Sai Hari Chandana Kalluri <chandana.kalluri@xilinx.com>
* *.conf: set XILINX_VER to 2021.1Sai Hari Chandana Kalluri2021-07-141-1/+1
| | | | | | Set XIlINX_VER to 2021.1 Signed-off-by: Sai Hari Chandana Kalluri <chandana.kalluri@xilinx.com>
* xlnx-embeddedsw.bbclass: Change the way in-progress overrides are handledMark Hatle2021-07-141-5/+0
| | | | | | | | | | Instead of hardcoding the values, we move to a format that is compatible with the system bblcass. Signed-off-by: Mark Hatle <mark.hatle@xilinx.com> cherry-pick: 46f5f35 Signed-off-by: Sai Hari Chandana Kalluri <chandana.kalluri@xilinx.com>
* Update commit ids for 2021 releaseSai Hari Chandana Kalluri2021-07-141-1/+1
| | | | | | | Signed-off-by: Sai Hari Chandana Kalluri <chandana.kalluri@xilinx.com> cherry-pick: 3d9b301 Signed-off-by: Sai Hari Chandana Kalluri <chandana.kalluri@xilinx.com>
* Update commit id for 2021 releaseSai Hari Chandana Kalluri2021-07-141-1/+1
| | | | Signed-off-by: Sai Hari Chandana Kalluri <chandana.kalluri@xilinx.com>
* update commit ids for 2021 releaseSai Hari Chandana Kalluri2021-07-141-1/+1
| | | | Signed-off-by: Sai Hari Chandana Kalluri <chandana.kalluri@xilinx.com>
* embeddedsw.inc: Add embeddedsw.inc as one stop to change SRCREV & BRANCHSai Hari Chandana Kalluri2021-07-141-0/+5
| | | | | | Use embeddedsw.inc to update SRCREV and BRANCH for all recipes are based on embeddedsw Signed-off-by: Sai Hari Chandana Kalluri <chandana.kalluri@xilinx.com>
* fsbl/fsbl-firmware: Split the packaging and building of the fsblMark Hatle2021-07-141-0/+5
| | | | | | | | | | | | | | | | | | | | | Following the example of the psm, pmu and plm, we split the FSBL into both a packaging component (fsbl) and the build of the firmware (fsbl-firmware). This also adds an additional multilib, fsbl-fw, that is used to handle the multiconfig version, as the Linux and baremetal builds are done differently. Typical build approach is: Add to local.conf: BBMULTICONFIG += "fsbl-fw" then build using: MACHINE=zynqmp-generic bitbake fsbl Note, while 'zynq' is implemented, it does not currently function. To build the fsbl for zynq, you must use the meta-xilinx-tools version. Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* layer.conf: compatible with gatesgarth onlyMark Hatle2021-07-141-1/+1
| | | | Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* embeddedsw: Rework plm/pmu/psm firmware and Linux packagingMark Hatle2021-07-142-0/+18
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | In order to allow standalone (meta-xilinx-standalone), XSCT (meta-xilinx-tools), and future items to work in the same way the recipes have been restructured. A *-firmware recipe will generate the firmware and stage it to do_deploy. A *fw recipe will take the deployed version and package it for the Linux side of things. This allows the firmware generation to be easily extended without requiring packaging knowledge. Similarly packaging can be extended for alternative boot/upgrade mechanisms as required. In all cases, the MACHINE configuration will specify the default way the components are to be built, along with the names of the item in the deploy directory. The PLM/PSM/PMU_IMAGE_NAME is the name for the generated firmware. PLM/PSM/PMU_DEPLOY_DIR is the path to the constructed firmware. This along with the IMAGE_NAME above can be used to specify the location of an externally generated set of firmware. Addtionally the dependencies for building the plmfw/psmfw/pmufw can be changed easily using PLM/PSM/PMU_DEPENDS and PLM/PSM/PMU_MCDEPENDS. The former specifies dependencies in the same multiconfig, while the later allows the component to require another multiconfig to have finihed. The system has a referenced default, if multiconfig is enabled it will automatically use it, otherwise it will try to use the recipe in the main configuration. (This will fail unless meta-xilinx-tools is available.) Also two multiconfigs hve been implemented: versal-fw and zynqmp-pmufw They can be enabled using BBMULITCONFIG += "zynqmp-pmufw" or versal-fw. Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* xilinx-standalone.inc: Don't require uninativeMark Hatle2021-07-141-3/+0
| | | | | | | | If the distribution enables uninative, then in a multiconfig setting, all distributions must use AND configure uninative support. This is not desired and should only be enabled in the primary configuration. Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
* meta-xilinx-standalone machines: Update to match embeddedswMark Hatle2021-07-144-22/+16
| | | | | | | | | | | | | microblaze-pmu: Rename to microblaze-zynqmp-pmu Also upon inspection of embeddedsw, it was setting the CPU version to v9.2. Fix this. versal-mb: Rename to microblaze-versal-fw microblaze-plm: Remove (duplicate of above) Also upon inspection of embeddedsw, it was setting the CPU version to v10.0. Fix this. Signed-off-by: Mark Hatle <mark.hatle@kernel.crashing.org>
* Reorganize the various layer componentsMark Hatle2021-07-1413-9/+1097
| | | | | | | | | | | | | | | | | | | | Machines: Move baremetal machines to meta-xilinx-standalone Layers: - Add new meta-xilinx-standalone-experimental This layer may require components that may not yet be available to the general public. It will contain various experiemntal integration work. - meta-xilinx-standalone This layer should be functional and contain the necessary items to build a baremetal toolchain that can use libxil (replacement to libgloss) from the Xilinx embeddedsw components. (Note, libxil is NOT built as part of this work!) The layer also contains the buildable components for the various firmware components required to startup various Xilinx FPGAs. Signed-off-by: Mark Hatle <mark.hatle@kernel.crashing.org>
* meta-xilinx-standalone: Prevent user error, when meta-microblaze is requiredMark Hatle2021-02-031-0/+1
| | | | | | | | | | | | When the user chooses to build a microblaze target, the compiler can fail to patch properly as a symptom. Users may think it's a simple patch failure, but really they forgot to include the meta-microblaze layer itself. Declare the meta-microblaze layer as a recommended layer, and verify in the gcc-source bbappend that it has been included, if a microblaze target is being built. Signed-off-by: Mark Hatle <mark.hatle@kernel.crashing.org>
* update XILINX_VER_MAIN to 2020.2Sai Hari Chandana Kalluri2020-11-171-1/+1
| | | | | git cherry-pick b80c6d4 Signed-off-by: Sai Hari Chandana Kalluri <chandana.kalluri@xilinx.com>
* layer.conf: Set layer compat to dunfell & gatesgarthSai Hari Chandana Kalluri2020-08-111-1/+1
| | | | | | Set layer compat to dunfell and gatesgarth Signed-off-by: Sai Hari Chandana Kalluri <chandana.kalluri@xilinx.com>
* xilinx-standalone.conf: Switch default from -Os to -O2Mark Hatle2020-07-081-1/+1
| | | | | | | | Based on performance measurements as well as recent presentations at ELC it is believed the correct default should always be -O2. -Os should only be selectively used per module instead of default. Signed-off-by: Mark Hatle <mark.hatle@xilinx.com>
generated by cgit v1.2.3-54-g00ecf (git 2.39.0) at 2025-07-24 07:17:37 +0000