| Commit message (Collapse) | Author | Age | Files | Lines |
... | |
|
|
|
| |
xilsem: Updated Libxilsem.a with LTO 13.1 version build.
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
sw_services:xilsecure: Added SSIT support for RSA, ECDSA and SHA client libraries APIs
sw_apps: img_rcvry: Added link status check to handle ethernet errors
sw_services:xilplmi:EAM updates for versal_aiepg2
xilnvm: Update ppk-hash 384 bit programming for versal_aiepg2
sw_services:xilpuf: Format code using checkpatch
sw_services:xilpuf: Fix capturing key ready and AUX value
lwip : add phy dt node support
xilpm: versal_aiepg2: Add stub API for LLC flush in CMN block
sw_apps:versal_plm: Modified XPlm_ExceptionHandler for external linkage
xxvethernet : Increment Driver Version
emaclite : Increment Driver Version
axiethernet : Increment Driver Version
Add C++ Linkage Guards
FBW Driver: Removed tab from Yaml file
lib: sw_apps: OpenAMP Demos: Add support for repeat attach/detach
rpmsg_virtio: rpmsg_deinit_vdev: Add check for empty endpoint list
|
|
|
|
|
|
|
|
| |
Move all rfsoc apps from meta-petalinux layer as these apps are
independent of xsct or sdt builds.
Signed-off-by: Sandeep Gundlupet Raju <sandeep.gundlupet-raju@amd.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
i3cpsx: Use macros instead of hard code values
i3cpsx: Update the driver version
sw_services: xilloader: Check configuration limiter during secure boot
sw_services: xilnvm: Provisioning Configuration Limiter parameters
dp14txss: Updated the GT quad address macro in the pt and txo application due to change of the macro in gt quad.
xilsecure: Add RsaPrivateDecrypt for Versal_AiePg2
xilpm: versal_net: Add API for LLC flush in CMN block
scripts: Add support for ASU processor
bsp: Move the platform specific macro definitions from toolchain and scripts to bspconfig
sw_services:xilloader: Fixed build issue
sw_services:xilpuf: Add xilpuf library support for spartan ultrascale plus
sw_services:xilsecure: Add xilsecure library support for spartan ultrascale plus
sw_services:xilnvm: Add xilnvm library support for spartan ultrascale plus
xilpm: versal_common: server: Add new APIs for subsystem specific address management
xilpm: versal_common: server: Handle memory region nodes for default subsystem
xilpm: versal_common: server: Add API for new memory region nodes
sw_services:xilsecure:Add Key Transfer to ASU via IPI
sw_services: xilloader: Add support for loading CDO after secure boot
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
sw_services: xilcert: Remove HwType for Versal Gen2 devices
FBW MDD: Updated MDD file to increment driver version
FBW TCL: Parameter generation support for configtable in driver
FBW Driver: Added Y_U_V12, alpha and tile format support to FBW driver
FBR MDD: Updated MDD file to increment driver
FBR TCL: Parameter generation support for configtable in driver
FBR Driver: Added Y_U_V12, alpha and tile format support to FBW driver
spi: Add logic to wait for FIFO reset to complete
spi: Updated the driver version
Video_Common: Added Tileformat support to video common
esw: set default compiler flags in the toolchain file itself
pciepsu: Add alignment support for requested BARs
xilsecure: SDT updates for Versal_AiePg2
sw_services:xilplmi:CFI selective readback command addition
drivers: ospipsv: add spartanup device support
drivers: csudma: add spartanup device support
Revert "sw_services: xilloader: Add support for loading CDO after secure boot."
bsp: standalone: add spartanup device support
CDO Error format for cmd resume fail is changed to XPLMI_ERR_CDO_CMD(0x2XXX)
spartanup_plm: plm app support
dma: Fix missing extern C keyword from header files
dma: Increment driver version of dma drivers
sw_services: xilloader: Add support for loading CDO after secure boot.
|
|
|
|
|
|
| |
zdma: Fix dma-mode properties in the yaml
xdmapcie: Add alignment support for requested BARs
zynq: Remove openamp and libmetal support for Zynq-7000 SoC
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
mipicsiss: example: sp701: Add support for SDT support
drivers: emacps: example: Use all queues for sending packets.
drivers: emacps: Configure all queues
drivers: emacps: Resolve interrupts from all Queues
drivers: emacps: Refactor interrupt APIs
drivers: emacps: Get the number of Queues on a device
drivers: emacps: Add indexing macros for multi queue
drivers: emacps: Add new register offsets and bit fields
sw_services: xilnvm: Add support to read/write efuses via IPI
sw_services: xilnvm: Cleaned up code
sw_services: xilcert: Add TCB Info extension for DevIk CSR
lwip : Fix include path for debug header
sw_services:xilsecure: Added SSIT support for kat client APIs
|
|
|
|
|
|
|
| |
Add LAYERBASE_xilinx-standalone variable so that files from
meta-xilinx-standalone can be accessed from other layers.
Signed-off-by: Sandeep Gundlupet Raju <sandeep.gundlupet-raju@amd.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
xilpm: versal: server: Handle No-OP isolation commands
sw_services: xilocp: Fix update in DevAkIndex array
mbox: Optimize wait time with timeout reduction and usleep() inclusion.
XilinxProcessorIPLib:drivers:trngpsx: Fix for security review comments
sw_services: xilsecure: Optimize xilsecure_versal_ecdsa_client_example code
bsp: standalone: common: Add bit helper functions
freertos10_xilinx: Enable exceptions after starting the timer
v_hdmirxss: RxOnly: Fix Rxonly application for different platforms
XilSem: Update API call as per XilSecure API interface
sysmonpsu: Missing null ptr assert check added
freertos10_xilinx: Fixed source code-format issue.
freertos10_xilinx: Fix interrupt example for SDT flow
freertos10_xilinx: Port FreeRTOS based interrupt APIs to SDT flow
freertos10_xilinx: Update minor version
sw_services: xilsecure: Validate command and payload before use
xilpm: versal: update failure logic
axicdma: Update dependency properties in the yaml
xilsecure: Add CMakeList for trng core feature
xilsecure: standalone: SDT flow support
xilocp: Disable KeyUnwrap for Versal_AiePg2 and update XOcp_GenSubSysDevAk call in xilloader
xilsecure: Fix SDT flow for VersalNet
zdma: Fix SDT checks for interrupt header inclusion
zdma: Increment driver version
xilsecure: Fix SDT flow for Versal and ZynqMp
xilloader: Sha3Lookup for Sha3 engine1 to intialize the CfgPtr
xilsecure: tcl updates for refactored xilsecure library
csudma: Update csudma yaml file with ASUDMA0 and 1 differentiation
csudma: Add support for ASU DMA0 and DMA1
versal_plm: plm build updates with refactoring updates for versal_aiepg2
xilloader: HashBlock Authentication and Encryption flow for versal_aiepg2
xilplmi: Code refactoring changes for xilplmi
xilpdi: Code refactoring for versal, versal_net and versal_aiepg2
xilsecure: Refactor xilsecure library for versal, versal_net and versal_aiepg2
ZynqMp: XilSecure: Copied xsecure_rsa files to ZynqMp folder
xilffs: examples: Add example to test UFS interface
xilffs: Add support for UFS interface
sw_services:versal_aiepg2 support to embeddedsw
xilpm: src: Add support of versal_aiepg2 platform
sysmonpsv: Missing null ptr assert check added
xilpm: versal_net: server: Fix resume-safe pm_init_node handler
sw_services: xiltimer: Update minor version
xilocp: When XPPU is not enabled by default, dont restore aperture configurations
lib: sw_apps: OpenAMP: Add FreeRTOS support to apps
scripts: pyesw: Move OpenAMP Lopper logic to create_app
lib: sw_apps: OpenAMP Demos: sdt: Move SDT specific cmake logic to Vitis-specific files
sw_services: xilsecure: Add major error code for RSA keypair generation
dp21txss: Add XDpTxSs_GetSinkCapabilities API
dp21: Add XDp_TxGetSinkCapabilities API
sysmonpsv: Supply and Voltage Averaging APIs added
lib: Add missing config parameter zynqmp_fsbl_bsp support in SDT flow
scripts: pyesw: create_app: Pass stdin configuration information to the assist in case of peripheral test template
esw: Update the FILENAME macro to fix the executable size issue in sdt flow
lib: bsp: standalone: Update the microblaze hardware exception handling in SDT flow
XilinxProcessorIPLib: drivers: intc: Fix the SDT flow size issues
drivers: emacps: Increment driver version
drivers: emacps: update copyright year
drivers: emacps: Print final stats
drivers: emacps: Transmit/receive multiple packets
drivers: emacps: Format code using checkpatch.
|
|
|
|
|
|
|
|
| |
Also add imgsel wrapper allowing for the correct image-selector recipe
to be built depending if the XSCT or SDT flow is in use
Signed-off-by: John Toomey <john.toomey@amd.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
|
|
| |
This reverts commit 2b91077d9e7d5677b1cbcaddbf0d209613d089dc.
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
sysmonpsv: Supply and Voltage Averaging APIs added
lib: Add missing config parameter zynqmp_fsbl_bsp support in SDT flow
scripts: pyesw: create_app: Pass stdin configuration information to the assist in case of peripheral test template
esw: Update the FILENAME macro to fix the executable size issue in sdt flow
lib: bsp: standalone: Update the microblaze hardware exception handling in SDT flow
XilinxProcessorIPLib: drivers: intc: Fix the SDT flow size issues
drivers: emacps: Increment driver version
drivers: emacps: update copyright year
drivers: emacps: Print final stats
drivers: emacps: Transmit/receive multiple packets
drivers: emacps: Format code using checkpatch.
|
|
|
|
|
|
|
|
| |
sw_services: xilsecure: Attest RSA public key with DevAk private key
sw_services: xilocp: Generate certificate for additional DevAk
sw_services: xilocp: Attestation with additional DevAk for KeyWrap
sw_services: xilocp: Support to generate additional DevAk per subsystem
sw_services: xilocp: Get personalization string for additional DevAK
|
|
|
|
|
| |
sw_services:xilplmi: Fixed misrac and coverity violations in secure plm to plm communication additions
sw_services:xilplmi:Enabled server mode as default mode for glitch detection
|
|
|
|
|
| |
sysmonpsu: Fix on OT upper threshold value set and get
BSP: microblaze: Fix microblaze_disable_interrupts in SDT flow
|
|
|
|
| |
Updated commit ID to latest HEAD
|
|
|
|
| |
Updated commit ID to latest HEAD
|
|
|
|
| |
Updated commit ID to latest HEAD
|
|
|
|
| |
Updated commit ID to latest HEAD
|
|
|
|
| |
Updated commit ID to latest HEAD
|
|
|
|
| |
Updated commit ID to latest HEAD
|
|
|
|
| |
Updated commit ID to latest HEAD
|
|
|
|
| |
Updated commit ID to latest HEAD
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Yocto Project has changed the optimization settings in poky commit
1cf0974ad242f7eb2815a4ef0e3e5b6507ca56ea
Since the settings match the Yocto Project defaults, remove them. If we
need to default for size in the future, we can re-implement this using the
current approach.
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
(cherry picked from commit b7708778180849caa972a6ccebc01aa60d97ddfb)
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
|
|
| |
Updated commit ID to latest HEAD
|
|
|
|
| |
Updated commit ID to latest HEAD
|
|
|
|
| |
Updated commit ID to latest HEAD
|
|\
| |
| |
| | |
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
| |
| |
| |
| | |
Updated commit ID to latest HEAD
|
| |
| |
| |
| | |
Updated commit ID to latest HEAD
|
| |
| |
| |
| | |
Updated commit ID to latest HEAD
|
|\|
| |
| |
| | |
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
| |
| |
| |
| | |
Updated commit ID to latest HEAD
|
| |
| |
| |
| | |
Updated commit ID to latest HEAD
|
| |
| |
| |
| | |
Updated commit ID to latest HEAD
|
| |
| |
| |
| | |
Updated commit ID to latest HEAD
|
| |
| |
| |
| | |
Updated commit ID to latest HEAD
|
| |
| |
| |
| | |
Updated commit ID to latest HEAD
|
| |
| |
| |
| | |
Updated commit ID to latest HEAD
|
| |
| |
| |
| | |
Updated commit ID to latest HEAD
|
|\|
| |
| |
| |
| |
| | |
Renamed u-boot-xlnx to make it clear this is 2024.2 work.
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
| |
| |
| |
| | |
Updated commit ID to latest HEAD
|
| |
| |
| |
| | |
Updated commit ID to latest HEAD
|
| |
| |
| |
| | |
Updated commit ID to latest HEAD
|
| |
| |
| |
| |
| |
| |
| |
| |
| | |
Adjust the way the PREFERRED_VERSION happens to allow us to use the same
login in layers that depend on this one.
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
(cherry picked from commit 1c6fd6ac9a8ba1f39eaf1fe8a35b75a87f7e1683)
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
| |
| |
| |
| |
| |
| | |
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
(cherry picked from commit 8b34aa8995a34d8db2517e42438b460fb4d1a062)
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| | |
SOC_VARIANT has been remove, we are now only using the YP standard SOC_FAMILY
configuration. The defined families are: zynq, zynqmp, versal and versal-net.
Our decision of breaking up versal-net from versal, is based on the SoC CPU
changes from cortexa72/r5 to cortexa78/r52, thus we're treating it as a
different SoC family.
In order to capture the individual capabilities that we used to handle via
SOC_VARIANT, we have defined the following features (some may have been
previously defined):
- mali400 (zynqmp eg and ev)
- vcu (zynqmp ev)
- rfsoc (zynqmp dr RF capabiltiies)
- aie - (versal ai & premium)
- vdu - (versal ai)
SOC_VARIANT_ARCH and SOC_FAMILY_ARCH are now obsolete and replaced by
MACHINE_ARCH. This is based on the guideline that any recipes that use
MACHINE_FEATURES should be MACHINE_ARCH specific.
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
| |
| |
| |
| |
| |
| |
| | |
Clenaup and rework the code so that the 'generic' implementation no longers
affects xsct, or SDT (or future) variations.
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
| |
| |
| |
| |
| |
| |
| |
| |
| |
| | |
DTC_FLAGS and DT_INCLUDE should only be defined within the context of the
layer providing the device tree components. It is obsolete in the generic
case.
Spit the COMPATIBLE_HOST, xilinx-freertos belongs in the SDT layer.
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
| |
| |
| |
| |
| |
| | |
These machines have not been defined for a while, remove them.
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|