| Commit message (Collapse) | Author | Age | Files | Lines |
|
|
|
|
| |
Signed-off-by: Sandeep Gundlupet Raju <sandeep.gundlupet-raju@amd.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
|
|
|
|
|
|
|
| |
runqemu assumes psu_uart_0 is used but in Ultra96 psu_uart_1 is the
primary uart device, So set psu_uart_0 as null to fix qemu boot
issue.
Signed-off-by: Sandeep Gundlupet Raju <sandeep.gundlupet-raju@amd.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
|
|
|
|
|
|
| |
Remove YAML_DT_BOARD_FLAGS from bbappend as it is moved to board
machine conf files.
Signed-off-by: Sandeep Gundlupet Raju <sandeep.gundlupet-raju@amd.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
|
|
|
| |
Signed-off-by: Sandeep Gundlupet Raju <sandeep.gundlupet-raju@amd.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
|
|
|
| |
Signed-off-by: Sandeep Gundlupet Raju <sandeep.gundlupet-raju@amd.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
|
|
|
|
|
|
|
|
|
| |
1. Update machine conf file using gen-machineconf tool by parsing
ultra96 reva xsa.
2. Use use soc variant based generic machine inclusion.
3. Move variables which changes based on xsa before required
inclusion file to handle pre-expansion values.
Signed-off-by: Sandeep Gundlupet Raju <sandeep.gundlupet-raju@amd.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
|
|
|
|
|
|
|
|
|
| |
In meta-xilinx-core u-boot-zynq-scr and u-boot-zynq-uenv recipes are
renamed to u-boot-xlnx-scr and u-boot-xlnx-uenv. Hence change these
in all the configuration files.
Also move common EXTRA_IMAGEDEPENDS to zynq-generic.conf files.
Signed-off-by: Sandeep Gundlupet Raju <sandeep.gundlupet-raju@amd.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
|
|
|
|
|
| |
Moved ultra96 bsp related component as we are removing that from plnx_bsp_overlay repo.
Signed-off-by: Tejas Bhumkar <tejas.arvind.bhumkar@amd.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
|
|
| |
Signed-off-by: Mark Hatle <mark.hatle@kernel.crashing.org>
|
|
|
|
| |
Signed-off-by: Mark Hatle <mark.hatle@kernel.crashing.org>
|
|
|
|
|
|
|
| |
Add meta-xilinx-tools as dynamic-layers.
Signed-off-by: Sandeep Gundlupet Raju <sandeep.gundlupet-raju@xilinx.com>
Signed-off-by: Mark Hatle <mhatle@xilinx.com>
|
|
|
|
|
|
|
|
| |
Update README stating that Ultra96 machine configuration file is
compatible with v1 board and refer to meta-avnet for v2 board.
Signed-off-by: Sandeep Gundlupet Raju <sandeep.gundlupet-raju@xilinx.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
1. Add new metal-xilinx-vendor layer which supports vendor specific
machine configuration files, device-tree, kernel, platform-init etc.
2. Moved below vendor machine conf files, dt and related configs from
meta-xilinx-bsp and meta-xilinx-contrib to meta-xilinx-vendor layer.
- microzed-zynq7.conf
- minized-zynq7.conf
- picozed-zynq7.conf
- zedboard-zynq7.conf
- zybo-zynq7.conf
- zybo-linux-bd-zynq7.conf
- ultra96-zynqmp.conf
3. Obsolete qemu-zynq7, s3adsp1800-qemu-microblazeeb, v350-versal and
vc-p-a2197-00-versal from meta-xilinx-bsp layer. Users should use
zynq-generic.conf for zynq7000 qemu boot should be functionally
equivalent to qemu-zynq7.
4. Add new MAINTAINERS.md file and move maintainers, Mailing list and
Patches content from meta-xilinx-* README.md to MAINTAINERS.md file.
5. Updated README.md file for supported board machines files in
meta-xilinx-bsp, meta-xilinx-contrib and meta-xilinx-vendor layers.
6. Disabled old drm kernel patches for zybo-linux-bd-zynq mahcine in
meta-xilinx-contrib layer as these patches doesn't apply on 5.x
kernel, if we don't hear from patch submitter we will remove these
patches from meta-xilinx-contrib layer.
7. Removed drm kernel cache metadate for zybo-linux-bd-zynq7 machine
as these configs are already available in xilinx_zynq_defconfig.
8. Fixed build issue for u-boot by changing
PREFERRED_PROVIDER_virtual/bootloader from u-boot to u-boot-xlnx.
9. Add meta-xilinx-vendor to bblayers.conf.sample
Signed-off-by: Sandeep Gundlupet Raju <sandeep.gundlupet-raju@xilinx.com>
Signed-off-by: Mark Hatle <mhatle@xilinx.com>
|