diff options
| author | California Sullivan <california.l.sullivan@intel.com> | 2017-09-28 11:16:38 -0700 |
|---|---|---|
| committer | Saul Wold <sgw@linux.intel.com> | 2017-09-28 11:21:25 -0700 |
| commit | a1518230dcf8d1f59e981e874e38ab293db0e60f (patch) | |
| tree | fb5de8868e33912aefca57521c381173107de24d /common/recipes-bsp/amt/lms/0001-Protocol.cpp-Add-whitespace-for-gcc6-compile-error.patch | |
| parent | e104b7aa60c63282f7eef24b567cdf6dad07a3b4 (diff) | |
| download | meta-intel-a1518230dcf8d1f59e981e874e38ab293db0e60f.tar.gz | |
linux-firmware: remove bbappend
With the SRCREV bump in OE-core, all the firmware bits we need are
already included so we don't need this anymore.
Signed-off-by: California Sullivan <california.l.sullivan@intel.com>
Signed-off-by: Saul Wold <sgw@linux.intel.com>
Diffstat (limited to 'common/recipes-bsp/amt/lms/0001-Protocol.cpp-Add-whitespace-for-gcc6-compile-error.patch')
0 files changed, 0 insertions, 0 deletions