diff options
author | Aashvij Shenai <a-shenai@ti.com> | 2024-12-09 16:18:16 +0530 |
---|---|---|
committer | Ryan Eatmon <reatmon@ti.com> | 2024-12-13 09:25:52 -0600 |
commit | 0dd9e7eb9a4813eaaa2dbfa7e02f282400f72035 (patch) | |
tree | e96ecb09834317399a5d8b9dbac4e0e073dffe9f | |
parent | 57da6c15cf29d326e78a6e0957ba8d7ac000d22d (diff) | |
download | meta-ti-0dd9e7eb9a4813eaaa2dbfa7e02f282400f72035.tar.gz |
recipes-security: optee: Remove software PRNG for am62pxx
With the latest TIFS fix [1], AM62P is able to leverage the hardware-TRNG
instead of having to fallback into the software-PRNG.
Background:
The default priv-id for A53 cores in SYSFW for AM62P was chosen to be 4
while the other K3 SOCs were configured at 1. Any firewall TISCI API
call that used 1 would not be able to run on AM62P. The TIFS fix changes
the AM62P value from 4 to 1.
[1] -
https://git.ti.com/cgit/processor-firmware/ti-linux-firmware/commit/?h=ti-linux-firmware&id=98de0a4290ec200cc224d4a5a6f42d2126230e2f
Signed-off-by: Aashvij Shenai <a-shenai@ti.com>
Acked-by: Chirag Shilwant <c-shilwant@ti.com>
-rw-r--r-- | meta-ti-bsp/recipes-security/optee/optee-os-ti-overrides.inc | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/meta-ti-bsp/recipes-security/optee/optee-os-ti-overrides.inc b/meta-ti-bsp/recipes-security/optee/optee-os-ti-overrides.inc index 43b8ce1c..f131f1ff 100644 --- a/meta-ti-bsp/recipes-security/optee/optee-os-ti-overrides.inc +++ b/meta-ti-bsp/recipes-security/optee/optee-os-ti-overrides.inc | |||
@@ -6,7 +6,7 @@ EXTRA_OEMAKE:remove = "CFG_MAP_EXT_DT_SECURE=y" | |||
6 | EXTRA_OEMAKE:append:k3 = "${@ ' CFG_CONSOLE_UART='+ d.getVar('OPTEE_K3_USART') if d.getVar('OPTEE_K3_USART') else ''}" | 6 | EXTRA_OEMAKE:append:k3 = "${@ ' CFG_CONSOLE_UART='+ d.getVar('OPTEE_K3_USART') if d.getVar('OPTEE_K3_USART') else ''}" |
7 | 7 | ||
8 | EXTRA_OEMAKE:append:am62xx = " CFG_TEE_CORE_LOG_LEVEL=1" | 8 | EXTRA_OEMAKE:append:am62xx = " CFG_TEE_CORE_LOG_LEVEL=1" |
9 | EXTRA_OEMAKE:append:am62pxx = " CFG_WITH_SOFTWARE_PRNG=y CFG_TEE_CORE_LOG_LEVEL=1" | 9 | EXTRA_OEMAKE:append:am62pxx = " CFG_TEE_CORE_LOG_LEVEL=1" |
10 | EXTRA_OEMAKE:append:am62axx = " CFG_TEE_CORE_LOG_LEVEL=1" | 10 | EXTRA_OEMAKE:append:am62axx = " CFG_TEE_CORE_LOG_LEVEL=1" |
11 | EXTRA_OEMAKE:append:j722s = " CFG_TEE_CORE_LOG_LEVEL=1" | 11 | EXTRA_OEMAKE:append:j722s = " CFG_TEE_CORE_LOG_LEVEL=1" |
12 | 12 | ||