diff options
| author | Sivaprasad Addepalli <sivaprasad.addepalli@xilinx.com> | 2024-10-18 16:05:37 +0530 |
|---|---|---|
| committer | Siva Addepalli <sivaprasad.addepalli@xilinx.com> | 2024-10-18 18:57:10 +0530 |
| commit | 6e61a819a496f4c629940e88e425ee7f583c6d69 (patch) | |
| tree | a1d66c8aedf24afa953bac2303df05433a760421 | |
| parent | c1fe0dcd1319c590b841e9d0281f11257eae89cd (diff) | |
| download | meta-xilinx-6e61a819a496f4c629940e88e425ee7f583c6d69.tar.gz | |
embeddedsw : Updated SRCREV for 2024.2_1647
lwip220: Add UDP block transmission option in SDT flow
uartlite: Fix compilation issue in interrupt example
uartlite: Add support for MDM V and TMR SEM cores
lwip220 : Fix NETIF_DEBUG debug macro
sw_apps: zynqmp_pmufw: Clear the error before proceeding the handler
lwip220 : Fix LWIP_IGMP macro handling
zynqmp_fsbl: update ID code lookup table with new devices
drivers: emacps: example: Set min payload size
| -rw-r--r-- | meta-xilinx-standalone/classes/xlnx-embeddedsw.bbclass | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/meta-xilinx-standalone/classes/xlnx-embeddedsw.bbclass b/meta-xilinx-standalone/classes/xlnx-embeddedsw.bbclass index 22c6dcb1..a12dc1c5 100644 --- a/meta-xilinx-standalone/classes/xlnx-embeddedsw.bbclass +++ b/meta-xilinx-standalone/classes/xlnx-embeddedsw.bbclass | |||
| @@ -19,7 +19,7 @@ ESW_REV[2022.2] = "5330a64c8efd14f0eef09befdbb8d3d738c33ec2" | |||
| 19 | ESW_REV[2023.1] = "af784f742dad0ca6e69e05baf8de51152c396b9a" | 19 | ESW_REV[2023.1] = "af784f742dad0ca6e69e05baf8de51152c396b9a" |
| 20 | ESW_REV[2023.2] = "e847e1935dca630615e5f7dc694365a44b89699c" | 20 | ESW_REV[2023.2] = "e847e1935dca630615e5f7dc694365a44b89699c" |
| 21 | ESW_REV[2024.1] = "b173d246826f662b9a98215d8f39e93d39d699b4" | 21 | ESW_REV[2024.1] = "b173d246826f662b9a98215d8f39e93d39d699b4" |
| 22 | ESW_REV[2024.2] = "8984e989956dbe38e4cafac2f95794d73daf18a6" | 22 | ESW_REV[2024.2] = "f4102468713619567b45956e5c43fe4fd5e366bc" |
| 23 | SRCREV ??= "${@d.getVarFlag('ESW_REV', d.getVar('ESW_VER')) or 'INVALID'}" | 23 | SRCREV ??= "${@d.getVarFlag('ESW_REV', d.getVar('ESW_VER')) or 'INVALID'}" |
| 24 | 24 | ||
| 25 | EMBEDDEDSW_BRANCHARG ?= "${@['nobranch=1', 'branch=${BRANCH}'][d.getVar('BRANCH') != '']}" | 25 | EMBEDDEDSW_BRANCHARG ?= "${@['nobranch=1', 'branch=${BRANCH}'][d.getVar('BRANCH') != '']}" |