summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorSivaprasad Addepalli <sivaprasad.addepalli@xilinx.com>2024-10-09 08:06:16 +0530
committerSiva Addepalli <sivaprasad.addepalli@xilinx.com>2024-10-09 08:57:09 +0530
commitcb678432371e3a990ab05381ff39ab4317e0f8d9 (patch)
tree063913e43e858e99378021f3ea1fe91bd4fe0f96
parent9871e51afd66924a07393ea6e68df8142d52f7e5 (diff)
downloadmeta-xilinx-cb678432371e3a990ab05381ff39ab4317e0f8d9.tar.gz
embeddedsw : Updated SRCREV for 2024.2_4051
scripts: linker_files: Fix repeated execution of Microblaze based apps cmake: UserConfig.cmake: Update the description and grammatical issues spartanup_plm: refactor DMA initialization API spartanup_plm: Add SDT support dp14txss: zcu_pt_dp14_hdcp: Add XPAR_XV_FRMBUFWR_NUM_INSTANCES declaration spartanup_plm: Add doxygen grouping and code comments spartanup_plm: implement temporal redundancy lwip : Fix lwip warnings in xilinx adapter lwip : Fix emacps lwip warnings dp21_pt: Added new application for VCU118 DP21 PT design. BSP: arm: common: Fix linker issues in c++ apps build with SDT flow BSP: cortexr5: versal: Fix MPU region for DDR xilpm: zynqmp: client: Fix EXPRESSION_WITH_MAGIC_NUMBERS Coverity warnings zynqmp_pmufw: Fix NO_EFFECT Coverity warning esw: Add support for compiling source files using c++ compiler axicdma: Add DDR dependency for peripheral test sw_services: xilnvm:Fix for Misra C warnings sw_services: xilsecure:Fix for Misra C rule 14.3 sw_services: xilsecure:Fix for Misra C rule 5.9 sw_services: xilsecure:Fix for Dereferencing null pointer sw_services: xilsecure:Fix for HIS_COMF sw_services: xilsecure:Fix for Misra C rule 8.3 sw_services: xilsecure:Fix for Misra c rule 12.1 sw_services: xilsecure:Fix for Misra C rule 10.6 dp21: Fix Linktraining issue with Samsung TV xilpm: versal_net: Conditionally Enable Vendor Lookup in xpm_rail zynqmp_fsbl: Fix build inconsistency in .rodata sw_services: xilnvm: Invalidate cache before and after reading efuses XilNvm: Update eFuse client library to pass EnvMonDis flag qspipsu: Fix IAR compilation warning Revert "ttcps: Add support for multiple counters in SDT flow" sw_apps: Added extern C keyword in header files BSP: Fix XGetBootStatus for VersalGen2 SoC lib: sw_apps: openamp: sdt: enable app-create with just bsp, not built vphy: Updated the GT Common Values for DP2.1 v_hdmitxss1: Added support for vck190 in hdcp_key_utility v_hdmirxss1: Added support for vck190 in hdcp_key_utility xilpm: versal_common: server: Add comments to the lengthy functions for clarity sw_apps:asufw:Doxygen groupings and doxygen comments for application files sw_apps:asufw:Doxygen groupings and doxygen comments for SHA and TRNG sw_apps:asufw:Doxygen groupings and doxygen comments for ECC, RSA and AES sw_services:xilasu:Doxygen groupings and doxygen comments for xilasu sw_services: xilsfl: Update example to support reading unaligned bytes sw_services: xilsfl: Add support for non-blocking read and unaligned bytes read xdmapcie: Add Window program, ECAM and Base address for QDMA driver Remove deleting folders in library tcl files xilpm: server: Fix some potential issues when reducing and restoring CFU clk freq scripts: pyesw: create_bsp: When overriding CMAKE_*_FLAGS use FORCE XilinxProcessorIPLib: drivers: CMakeLists.txt: preserve the driver order while creating the archive lib: bsp: standalone: When microblaze is compile with flto add special handling for microblaze_interrupt_handler.c lib: sw_services: xiltimer: For PSM microblaze sleep timer should always be running out of processor instructions sw_services:xilnvm:versalnet:Corrected offchipid range to be programmed sdi_rx: Add generic compatible name for SDT flow sdi_tx: Add the generic comptible name for sdi tx core sdiaud: Add the generic compatible name for sdi audio sdi_rxss: Add the generic compatible name for SDI rxss sdi_txss: Add the generic compatible anme for SDI Txss lib: sw_apps: OpenAMP: Fix coverity issues in OpeAMP apps ttcps: Add support for multiple counters in SDT flow xilpm: versal: reset HcleanDone value sw_services: xilcert: Remove extra token at end of #ifdef directive sw_services: xilpuf:Fix for Misra C rule 9.3 updated changelog for 2024.2 sw_apps:versal_plm: Writing new key in PPU RAM for secure communication Fixing the xilpdi dependency for xilloader xilpm: versal_net: Enhance XPm_Update xilpm: versal_net: Skip Adding Default Subsystem During IPU xilpm: versal_net: server: Support for multi-vendor VID csudma: Update ByteAlignedTransfer support xilloader: Fix boot device copy optimization control logic BSP: microblaze: Update microblaze_exceptions_g.h inclusion logic BSP: microblaze: Fix exception enablement for firmware processors BSP: microblaze: Revert SDT flow related changes in hw_exception_handler axiethernet : add tapp section BSP: cortexr5: VersaNet: Add comments for MPU regions sw_services: xilasu: Add SDT support to build ASU examples dp12: Fix Multi-stream hanging issues during Multiple power cycles lib: sw_apps: Dont generate compile_commands.json file for YOCTO scripts: pyesw: Link the math library by default for libmetal dependent drivers lib: sw_apps: empty_application: Fix cmake configuring wraning scripts: pyesw: retarget_app: Reorder the build folder deletion logic xilpm: versal_common: Fix overlapping debug codes
-rw-r--r--meta-xilinx-standalone/classes/xlnx-embeddedsw.bbclass2
1 files changed, 1 insertions, 1 deletions
diff --git a/meta-xilinx-standalone/classes/xlnx-embeddedsw.bbclass b/meta-xilinx-standalone/classes/xlnx-embeddedsw.bbclass
index 471379db..285c9654 100644
--- a/meta-xilinx-standalone/classes/xlnx-embeddedsw.bbclass
+++ b/meta-xilinx-standalone/classes/xlnx-embeddedsw.bbclass
@@ -19,7 +19,7 @@ ESW_REV[2022.2] = "5330a64c8efd14f0eef09befdbb8d3d738c33ec2"
19ESW_REV[2023.1] = "af784f742dad0ca6e69e05baf8de51152c396b9a" 19ESW_REV[2023.1] = "af784f742dad0ca6e69e05baf8de51152c396b9a"
20ESW_REV[2023.2] = "e847e1935dca630615e5f7dc694365a44b89699c" 20ESW_REV[2023.2] = "e847e1935dca630615e5f7dc694365a44b89699c"
21ESW_REV[2024.1] = "b173d246826f662b9a98215d8f39e93d39d699b4" 21ESW_REV[2024.1] = "b173d246826f662b9a98215d8f39e93d39d699b4"
22ESW_REV[2024.2] = "449d38b0c5e4bf00ea763525b4c11c35f528c2f4" 22ESW_REV[2024.2] = "f02d2b3ba0b6dbe7022f4dbc599dd7a43d08479c"
23SRCREV ??= "${@d.getVarFlag('ESW_REV', d.getVar('ESW_VER')) or 'INVALID'}" 23SRCREV ??= "${@d.getVarFlag('ESW_REV', d.getVar('ESW_VER')) or 'INVALID'}"
24 24
25EMBEDDEDSW_BRANCHARG ?= "${@['nobranch=1', 'branch=${BRANCH}'][d.getVar('BRANCH') != '']}" 25EMBEDDEDSW_BRANCHARG ?= "${@['nobranch=1', 'branch=${BRANCH}'][d.getVar('BRANCH') != '']}"