summaryrefslogtreecommitdiffstats
path: root/meta-xilinx-standalone
diff options
context:
space:
mode:
authorSivaprasad Addepalli <sivaprasad.addepalli@xilinx.com>2024-03-09 12:56:06 +0530
committerSiva Addepalli <sivaprasad.addepalli@xilinx.com>2024-03-09 18:17:09 +0530
commit2c3586f8c2beff111901c7de76963e0d5ee24392 (patch)
tree8bd0c049b50665e5965844a92d9d86fd1f54f61c /meta-xilinx-standalone
parenteeec7d93fbb5b8fd96cb8eb53caac4145ae496b1 (diff)
downloadmeta-xilinx-2c3586f8c2beff111901c7de76963e0d5ee24392.tar.gz
embeddedsw : Updated SRCREV for 2024.1_8459
sw_apps: imgsel: versal image selector build failure fix Revert "Add Authentication Optimization support for MetaHeader" i3c: Correct byte count return type i3c: Add data comparison check and msb byte assignment in examples v_hdmirxss1: Fix yaml file for pass-through app on vck190 dp14rxss: examples: Update self_test_example for new sdt flow. dp14txss: examples: Fix yaml for eeprom utility application example dp12txss: Fix yaml file for tx_only example applcation for zcu102 axicdma: Revise the interrupt attribute in yaml
Diffstat (limited to 'meta-xilinx-standalone')
-rw-r--r--meta-xilinx-standalone/classes/xlnx-embeddedsw.bbclass2
1 files changed, 1 insertions, 1 deletions
diff --git a/meta-xilinx-standalone/classes/xlnx-embeddedsw.bbclass b/meta-xilinx-standalone/classes/xlnx-embeddedsw.bbclass
index 17d595a6..dab02a5b 100644
--- a/meta-xilinx-standalone/classes/xlnx-embeddedsw.bbclass
+++ b/meta-xilinx-standalone/classes/xlnx-embeddedsw.bbclass
@@ -12,7 +12,7 @@ BRANCH ??= "${@d.getVarFlag('ESW_BRANCH', d.getVar('ESW_VER')) or '${ESW_VER}'}"
12ESW_REV[git] = "${AUTOREV}" 12ESW_REV[git] = "${AUTOREV}"
13ESW_REV[2023.1] = "af784f742dad0ca6e69e05baf8de51152c396b9a" 13ESW_REV[2023.1] = "af784f742dad0ca6e69e05baf8de51152c396b9a"
14ESW_REV[2023.2] = "73f0904e41cc109f18bb19a5329d0e5a66af2434" 14ESW_REV[2023.2] = "73f0904e41cc109f18bb19a5329d0e5a66af2434"
15ESW_REV[2024.1] = "7a819824db758891fede738bd35170c54473e954" 15ESW_REV[2024.1] = "62ef435cd5601d276aaa5da9c72cbe1532dbf352"
16SRCREV ??= "${@d.getVarFlag('ESW_REV', d.getVar('ESW_VER')) or '${AUTOREV}'}" 16SRCREV ??= "${@d.getVarFlag('ESW_REV', d.getVar('ESW_VER')) or '${AUTOREV}'}"
17 17
18EMBEDDEDSW_BRANCHARG ?= "${@['nobranch=1', 'branch=${BRANCH}'][d.getVar('BRANCH') != '']}" 18EMBEDDEDSW_BRANCHARG ?= "${@['nobranch=1', 'branch=${BRANCH}'][d.getVar('BRANCH') != '']}"