| Commit message (Collapse) | Author | Age | Files | Lines |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
csudma: Add support for peripheral_tests in system device-tree flow
lib: sw_apps: peripheral_tests: Add support for system device-tree flow
lib: sw_apps: hello_world: Add support for system device-tree flow
dfeccf: Depricate obsolete APIs
lib: sw_apps: empty_application: Add support for system device-tree flow
dfeprach: Depricate obsolete APIs
dfemix: Depricate obsolete APIs
Updated the files which had 755 to 644
xilsem: Update copyright information in xsem_ebdgoldendata.c
xilloader: Allow only 1 failed attempt of AuthJtag failure when AUTH_JTAG_LOCK_DIS eFuse programmed
updated for changelog and versal cdo
Xilsecure: Fixed doxygen warnings
XilOcp: Fixed doxygen comments
ipipsu: Fix code formatting issues with checkpatch
ipipsu: Restructure the code for more modularity
wdttb: Correct the interrupt ID for Versal-net platform
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
qspipsu: Fix code format issues
qspipsu: Fix interrupt transfer fail issue
dfeccf: Function comment update
lib: sw_services: xilfpga: Add example meta-data
cortexa9_toolchain: Add toolchain file for cortexa9 processor
esw: Remove hardcoded linker script for cortexr5 processor
xilplmi: initialised IsKatRan state to false
dfemix: Correct comment about gain
dfeofdm: State and status upgrades
avbuf: Print reference clock frequency being used
dfeprach: Configure all trigger parameters in examples
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
xilplmi: Log CDO command offset in GSW register
freertos10_xilinx: Fix tick interrupt clearing logic cleanup
xilnvm: Add support for Programming PUF secure control bits
xilpuf: Add support for Programming PUF secure control bits
lib: sw_services: xilfpga: Add support for system device-tree flow
xilpm: versal_net: server: increase size of node buffer
drivers: Update addtogroup to fix doxygen warnings.
sw_apps: zynqmp_fsbl:versal_plm: Add support of parallel build
ospipsv: Fix code format issues
ospipsv: Add support for system device-tree flow for examples
ospipsv: Add support for system device-tree flow
sw_services: xilsecure:Support for P-256
sw_apps: imgsel: Vless build failure fix
emacps: Support device-tree flow
qspipsu: Fix code format issues
qspipsu: Add support for system device-tree flow for example
qspipsu: Add support for system device-tree flow
sw_services:xilloader:Deprecate copy to memory feature
dfeprach: Support dynamic and static modes of operation
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
|
|
|
| |
xilpki: Fix issues with pki mux selection/deselection logic
sw_services: xilmailbox: Fix MISRA-C violation for Rule 10.3
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
|
|
|
|
|
|
|
| |
drivers: emacps: format xemacps.h file
sw_services: xilmailbox: Fix code formatting issues with checkpatch
xilmailbox: Add support for system device-tree flow for example
sw_services: xilmailbox: Add support for system device-tree flow
ipipsu: Fix code formatting issues with checkpatch
ipipsu: Add support for system device-tree flow
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
xilloader: Fix for compilation error when PLM_SECURE_EXCLUDE enabled
versal_common: xpm_common: Make XPm_Out32 honor WPROT bit
xilloader: SWPCR support in xilloader
xilocp: Add SWPCR support in OCP library
xilplmi: Add SWPCR related error codes
xilsecure: Add Sha2-384 start, update and finish support
OCP: Key generation and attestation endianness fix
sw_services: xilsecure: Add KAT in client examples
sw_services: xilpuf: Add KAT in examples
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
|
|
|
|
|
| |
freertos10_xilinx: Fix tick interrupt clearing logic
freertos10_xilinx: Update copyright
freertos10_xilinx: Fix checkpatch issues
freertos10_xilinx: Update the standalone BSP dependency version
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
sw_services: xilpuf: Check if IRO frequency update is required
sw_services:xilocp:Fix circular buffer issues during HWPCR logging
xilplmi:Fixed doxygen warnings
lib: bsp: standalone: Document the PM_IOCTL API version bumpup changes
sw_services: xilpm: versal: Zeroization of AIE2 data memory separately
sw_services: xilpm: versal: Zeroization of AIE1 data memory separately
sw_services: xilpm: versal: Zeroization of AIE data memory separately.
qspipsu: Fix code format issue
qspipsu: Update sector calculation logic
sw_services: xilnvm: Support to read HWTSTBITS_DIS and PMC_SC_EN bits
sw_services: xilcert: Modified logic for storing user configuration
ttcps: Update check for MatchValue and IntervalValue as per platform
ttcps: Fix code formatting issues with checkpatch
emacps: example: Add Clock settings to Versal Net
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
| |
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
| |
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
| |
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
| |
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
| |
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
| |
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
|
| |
plm:versal: Add STL invocation in hook after PMC CDO
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
|
|
|
| |
dfeprach: Dual and single mode calculation fix
plm:versal: Remove dummy function in XILSEM interface
xilsem: Adds support for versal net
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
xilpm: versal_common: server: Add support for HNICx_NTHUB BISR
xilpm: versal_common: server: Add support for FPDx BISR
xilpm: versal_common: server: Add support for LPDx BISR
dfeprach: Set NCO config for RCId=0 fix
sw_apps: psmfw: versal_net: Add support of parallel build
sw_apps: psmfw: versal: Add support of parallel build
sw_services: xilnvm: Fix GCC warning
sw_services: xilsecure: Add SHA384 KAT
XilNvm: Handle the CDO command, whose payload is more than 8 words on chunk boundary
sw_apps: Support empty application and hello world template for RISC-V
sw_apps: Update copyright for empty application and hello world
sw_apps: Add empty_application and hello_world templates
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
xilpm: versal_net: server: fix gcc warnings
sw_services:xilnvm:Fix bug in reading PUF secure control bits
bsp: standalone: Fixed source code-format issue.
zynqmp_rpu_bsp: Fix standalone coverity static analysis
sw_services: xilmailbox: Updated XIpiPs_PollforDone logic to improve AES client performance
sw_services: xilsecure:Fixed MISRA C violation for Rule 10.3
sw_services: xilsecure:Fixed MISRA C violation for Rule 12.2
sw_services: xilsecure:Fixed MISRA C violation for Rule 2.5
sw_services: xilsecure:Fixed MISRA C violation for Rule 12.1
sw_services: xilsecure:Fixed MISRA C violation for Rule 8.3
csudma: examples: Add support for system device-tree flow
csudma: Format examples using checkpatch
scugic: Initialize priority of SGI and PPI interrupts
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
sw_services: xilloader: Redundancy check implemented incorrectly
xilloader: versal_net: Added support for cluster flags in ATF handoff params
xilpm: versal_net: server: add PMC_GPIO device in pre-alloc list
xilplmi: Update default WDT timeout for VERSAL_NET
sw_services:xilsecure:Fix xilsecure sha client example failure
csudma: Fix Assert condition in XCsuDma_Transfer for VERSAL_NET
lib: bsp: standalone: Update R5 ZyqnMP CMakeLists.txt as per latest soucre file
xilplmi: versal_net: Fix PMC IRO frequency logic
zynqmp_pmufw: Remove API ID enum
xilpm: versal: common: Remove API ID enum
xilpm: versal_net: common: Remove API ID enum
xilpm: zynqmp: client: Remove API ID enum
lib: bsp: standalone: Move API ID enum to common place
prd: Increment driver version, copyright and addtogroup version
prc: Increment driver version, copyright and addtogroup version
dfxasm: Increment driver version, copyright and addtogroup version
devcfg: Increment driver version, copyright and addtogroup version
sw_apps: img_rcvry: Added support for kd240 boards
lib: sw_apps: freertos: Enable lwip examples for Versal-Net
lib: sw_apps: Enable lwip standalone examples for Versal-Net.
lwip213: Add Versal-Net support for PS GEM.
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
|
|
|
|
|
| |
sw_services:xilloader:Add partial pdi loading from Image Store
BSP: cortexr5: Separate out CortexR52 MPU APIs
asm_vectors: fix kernel boot header
sw_apps: zynqmp_pmufw: Add support of parallel build
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
lib: bsp: standalone: Include bspconfig.h in boot.S for system device-tree flow
lib: bsp: standalone: Use XScuGic_LookupConfigBaseAddr() API for xsct flow
Update addtogroup to Overview and AMD copyright
versal_rpu_bsp: Fixed some MISRA-C violations.
xilpm: versal_net: client: add idle call back support
zynqmp_pmufw: bypass smmu during suspend
Updated change logs for plm & its libraries
lib: sw_services: xiltimer: Fix ifdef check in the microblaze_sleep.c
lib: bsp: standalone: Fix race conditions in the versal r5 mpu.c
lib: bsp: standalone: Fix race conditions in the A72 translation table
update Embedded SW license file for 2023.1
Revert "XilinxProcessorIPLib: drivers: aiengine: Add support for system device-tree flow"
freertos: gicv3: check group 1 IAR in NS EL1 irq handler
iomodule: Updated data types for few variables.
iomodule: Typecasting condition expressions with bool.
iomodule: Added parentheses to Expressions.
iomodule: Added U to Numericals.
sw_services: xilplmi: Address third party review comments
sw_services: xilplmi: Fix third party review comments
xilsem: Add support for psxl IP name
sw_services:xilloader:updated examples to support versalnet
XilNvm:Voltage, Temp Monitoring before efuse program
lib: sw_apps: freertos_hello_world: Add support for system device-tree flow
ThirdParty: bsp: freertos10_xilinx: Add support for system device-tree flow
lib: sw_apps: memory_tests: Add support for system device-tree flow
XilinxProcessorIPLib: drivers: iomodule: Add support for system device-tree flow
XilinxProcessorIPLib: drivers: ipipsu: Add support for system device-tree flow
XilinxProcessorIPLib: drivers: common: Add meta-data required for system device-tree flow
XilinxProcessorIPLib: drivers: tmrctr: Add support for system device-tree flow
XilinxProcessorIPLib: drivers: scugic: Add support for system device-tree flow
XilinxProcessorIPLib: drivers: csudma: Add support for system device-tree flow
XilinxProcessorIPLib: drivers: ttcps: Add support for system device-tree flow
XilinxProcessorIPLib: drivers: uartpsv: Add support for system device-tree flow
XilinxProcessorIPLib: drivers: uartps: Add support for system device-tree flow
lib: sw_services: xiltimer: Add support for system device-tree flow
scripts: Add linker template and processor spec files
cmake: Add required cmake meta-data
lib: bsp: standalone: src: common: Much needed improvements in xinterrupt_wrap.c
lib: bsp: standalone: Add meta-data for the system device-tree flow
lib: bsp: standalone: Update common code to support system device-tree flow
lib: bsp: standalone: Add support for microblaze in system device-tree flow
lib: bsp: standalone: Add support for cortexr5 in system device-tree flow
lib: bsp: standalone: Add support for ARMv8 in system device-tree flow
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
|
|
| |
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
(cherry picked from commit 2ba0c89b9aae7459b3d9e3c328c1db3fea4dc617)
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
|
|
|
|
|
|
|
|
|
|
| |
rfdc: Enable workaround for a specific version of libidn.so needed by cmake
XilinxProcessorIPLib: drivers: aiengine: Add support for system device-tree flow
plm: versal: Remove xplm_modules from PPU1 RAM
XilinxProcessorIPLib: drivers: CMakeLists.txt: Add required cmake meta-data for libxil
xilpuf: Fix PUF auxiliary convergence error
versal_psmfw: versal_net: reduce partition count
xilpm: versal: server: Update BFR-B pre-config sequence
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
|
|
|
| |
versal_psmfw: versal_net: set local power state at last
emacps: example: Fix GEM1 base address check.
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Inclusion of security_flags.inc lead to a number of problems with the
baremetal distributions:
*ARM v8*
aarch64-xilinx-elf-ld: testA53.elf: error: PHDR segment not covered by LOAD segment
aarch64-xilinx-elf-ld: warning: testA53.elf has a LOAD segment with RWX permissions
*ARM v7*
arm-xilinx-eabi-ld: .../aarch32-xilinx-eabi/usr/lib/thumb/v7-a+fp/hard/crtbegin.o:
relocation R_ARM_THM_MOVW_ABS_NC against `a local symbol' can not be used when
making a shared object; recompile with -fPIC
The configuration that works:
export CFLAGS=" -O2 -pipe -g -feliminate-unused-debug-types "
export CXXFLAGS=" -O2 -pipe -g -feliminate-unused-debug-types "
export LDFLAGS="-Wl,-O1 -Wl,--hash-style=gnu -Wl,--as-needed -Wl,-z,relro,-z,now"
export CPPFLAGS=""
Configuration that provides the warnings/errors:
export CFLAGS=" -O2 -pipe -g -feliminate-unused-debug-types "
export CXXFLAGS=" -O2 -pipe -g -feliminate-unused-debug-types "
export LDFLAGS="-Wl,-O1 -Wl,--hash-style=gnu -Wl,--as-needed "
export CPPFLAGS=""
The LDFLAGS was introdued by the security_flags.inc, the
SECURITY_CFLGAS:class-target ?= "" and
SECURITY_LDFLAGS:class-target ?= "" was supposed to prevent this, however
the cross compiler is built in the cross or canadian-cross or other
context and NOT target. Additionally the SDK environment is configured
in the nativesdk environment, so the default values may not match the
configured (target) compiler and CFLAGS. Removing security_flags.inc
resolves both of these issues, as the security flags don't really do
anything on a baremetal configuration, by default, anyway.
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
|
|
|
|
|
| |
dfeofdm: Update documentation
lib: sw_apps: memory_tests: Update copyright year
lib: bsp: Added support to- use ttc as sleeptimer for cortexR52
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
|
|
|
|
| |
sdps: Fix doxygen warnings
freertos10_xilinx: ARM_CR5: Use group 1 interrupts for CortexR52
scugic: Use IRQ for CortexR52 interrupts by default
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
updated for xilsem changelog
xilpm: versal_net: server: add power rail checks for LPD domain
xilpm: versal_net: server: add power rail checks for FPD domain
xilpm: versal_net: server: add power rail checks for pl domain
xilpm: versal_net: server: add power rail checks for np domain
xilpm: versal_net: server: add power rail checks for cpm domain
xilpm: versal_net: server: Update rail status for PMC
xilpm: versal_net: server: add support to check and control power rail status
xilpm: versal_net: server: Add pmc global and sysmon registers
xilpm: server: Remove unnecessary validation of arguments
xilpm: versal_commom: server: Add power rail support for Versal NET
Updated changelog
updated for license and copyright
Doxygen fixes - xilpdi
Doxygen fixes - xilplmi
Doxygen fixes - xilloader
Doxygen fixes - versal_plm
xilplmi: updated algorithm & return values
xilloader: updated algorithm & return values
xilpdi: updated algorithm & return values
xilpm:versal_net: enable isolation during system reset
xilpki: Update examples notes description
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
| |
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
| |
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
| |
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
| |
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|
|
|
|
|
| |
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
(cherry picked from commit d5e7e01ca6979d0ce1d8f5158bcffbf565a56c65)
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|\
| |
| |
| | |
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
| |
| |
| |
| |
| |
| |
| | |
Update meta-xilinx-standalone README with langdale release info.
Signed-off-by: Sandeep Gundlupet Raju <sandeep.gundlupet-raju@amd.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
| |
| |
| |
| | |
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
| |
| |
| |
| | |
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
| |
| |
| |
| | |
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
| |
| |
| |
| | |
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
| |
| |
| |
| | |
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
| |
| |
| |
| |
| |
| |
| |
| | |
reverting as we still need to continue to use xlnx_rel_v2023.1-next branch
This reverts commit 84bcd7a4dc5ba55fa74bec1bee0786ce45c049ee.
Conflicts:
meta-xilinx-standalone/classes/xlnx-embeddedsw.bbclass
|
| |
| |
| |
| | |
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
| |
| |
| |
| | |
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
| |
| |
| |
| | |
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|
|/
|
|
|
|
|
|
| |
reverting as we still need to continue to use xlnx_rel_v2023.1-next branch
This reverts commit 84bcd7a4dc5ba55fa74bec1bee0786ce45c049ee.
Conflicts:
meta-xilinx-standalone/classes/xlnx-embeddedsw.bbclass
|
|
|
|
| |
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
|
|
| |
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
|
|
| |
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
|
|
|
| |
Signed-off-by: Sandeep Gundlupet Raju <sandeep.gundlupet-raju@amd.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|
|
|
| |
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
|