| Commit message (Collapse) | Author | Age | Files | Lines |
... | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | | |
Add optional data section to BIF file generation code to be used with
version or other information
Signed-off-by: John Toomey <john.toomey@amd.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
| | | |
| | | |
| | | |
| | | |
| | | |
| | | | |
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
(cherry picked from commit 9fc4fc9e03f25ddcc60629b83db7c5b855046229)
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
| | | |
| | | |
| | | |
| | | |
| | | |
| | | | |
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
(cherry picked from commit f4a0582919c0fead055615e63283b9f2df80bf95)
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | | |
symlinks don't work on the /boot FAT partition, so change to copy
Signed-off-by: Jonathan Stroud <jonathan.stroud@amd.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | | |
It is not currently possible to create symlinks in the /boot partition
due to the use of the vfat filesystem and this causes an issue when
trying to update the dtb using rpm packages which contain a symlink.
Work around the issue by copying the dtb file to the symlink location.
Signed-off-by: John Toomey <john.toomey@amd.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | | |
Update SRCREV for xlnx_rel_v2023.2_update branch to pull in the
latest changes for image selector app
Signed-off-by: Sharath Kumar Dasari <sharath.kumar.dasari@xilinx.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | | |
arm64: zynqmp: Add resets and assigned-clock-rates properties for KD240
Signed-off-by: Manikanta Guntupalli <manikanta.guntupalli@amd.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | | |
Add a minimal xclbinutil recipe based on the existing XRT recipe
Signed-off-by: John Toomey <john.toomey@amd.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | | |
Updated branch to master which has changes to support both boards
SC/Kria-SOM
Signed-off-by: Sharath Kumar Dasari <sharath.kumar.dasari@xilinx.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | | |
System controller SC_update6 candidate release image is 2023.2
yocto based image which needs changes backported from ESW master to
xlnx_rel_v2023.2_update branch
Signed-off-by: Sharath Kumar Dasari <sharath.kumar.dasari@xilinx.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
| | | |
| | | |
| | | |
| | | |
| | | | |
Signed-off-by: Jonathan Stroud <jonathan.stroud@amd.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
| | | |
| | | |
| | | |
| | | |
| | | | |
Signed-off-by: John Toomey <john.toomey@amd.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | | |
Last SRCREV update added support for kv260 rev2 which we are now tagging,
releasing for canonical, hence incrementing the version to 1.1
Signed-off-by: Sharath Kumar Dasari <sharathk@amd.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
| | | |
| | | |
| | | |
| | | | |
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | | |
Fix plm and psm firwmare integration. The class EXPORT behavior has changed
in Scarthgap, so sync up to the recent changes to ensure behavior is the
same as the prior langdale based system.
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | | |
Add in necessary libmetal dependency (dynamic)
Patch the sources using the xrt-cstdint.patch where applicable.
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
| | | |
| | | |
| | | |
| | | | |
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | | |
v_hdmitxss1: Exdes Independent mode Fix
v_hdmirxss1: Exdes Independent mode fix
csudma: Fix peripheral test failure for MB designs
iicps: Add doxygen and editorial fixes
mipicsiss: update CPHY support only for Rigel flow
v_sdirx: Fix HD/SD/3G modes without st352 payload
|
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | | |
sdps: Add doxygen and editorial fixes
qspipsu: Add doxygen fixes
ospipsv: Add doxygen and editorial fixes
gpio: Add doxygen and editorial fixes
sysmonpsv: Add doxygen and editorial fixes
sw_services: xilplmi: Fix doxygen warnings
ttcps: Add support for compiling examples in Yocto flow
sw_services: xilloader: Added glitch checks after function call
|
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | | |
Zocl is tied to XRT, and to the kernel sources. So provide an
older XRT/Zocl combination to allow for older configurations.
Note, 2022.1 -> 2023.1 do not currently work. Zocl builds, but XRT
fails due to issues with gcc 12 and beyond.
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
| | | |
| | | |
| | | |
| | | | |
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
| | | |
| | | |
| | | |
| | | | |
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
| | | |
| | | |
| | | |
| | | |
| | | |
| | | | |
EFI components are not enabled in the 2022.1 version.
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
| | | |
| | | |
| | | |
| | | | |
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
| | | |
| | | |
| | | |
| | | | |
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
| | | |
| | | |
| | | |
| | | | |
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
| | | |
| | | |
| | | |
| | | | |
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | | |
Changelog:
driver: src: io_backend: Request tiles before gating clocks
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
| | | |
| | | |
| | | |
| | | | |
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
| | | |
| | | |
| | | |
| | | | |
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
|\ \ \ \
| | |_|/
| |/| |
| | | | |
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
| | | |
| | | |
| | | |
| | | |
| | | | |
v_hdmitxss: TxOnly: Fix compilation error with Txonly design
v_hdmirxss: RxOnly: Fix compilation error with Rxonly design
|
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | | |
Changelog:
Fix to handle input_ports_details and output_ports_details Interface tiles metric for PLIO designs (#8064)
Changing a copy to a move for when profiling samples are written (#8065)
VITIS-11806 Command-chaining: XRT C++ Command List (#8063)
VITIS-11832 - Support transaction buffer patching in XRT (#8059)
fix printing logs on windows (#8062)
using the correct workspace path for windows (#8061)
Signed-off-by: saumya garg <saumya.garg@amd.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | | |
update Embedded SW license 2024.1 release
sw_services: xilfpga: Add doxygen fixes
sysmonpsu: Add Xiltimer to CMakeLists
scripts: pyesw: Enable user-driven customization of library options for xilpm
trngpsv: Update trngpsv minor version
trngpsx: Update trngpsx minor version
sw_services: xilsecure: Update minor version number to 24.1
sw_services:xilocp: Fix DME failure
sysmonpsv: Handle Secondary SLRs
sw_services:xilsecure:Fix Branch Past initialization
sw_services:xilsecure:Fix MISRA-C Rule 17.7
sw_services:xilsecure:Fix MISRA-C Rule 10.3
sw_services:xilsecure:Fix overrun issue
sw_services: xilpm: Enable the capability to adjust bsp config flags in the Rigel flow
freertos10_xilinx: Fix portPOINTER_SIZE_TYPE value for Cortex A78
scripts: pyesw: retarget_app: Add support for shared workspace use case
xilpm: versal_common: server: Add a macro to exclude USB idle code
bsp: Add macro to disable long values print support as needed
dp12txss: examples: Fix IIC Baseaddress for new unified version
dp12rxss: examples: Fix IIC Baseaddress for new unified version
xilpm: versal: NoC ScanClear workaround for xcvm2152
|
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | | |
microblaze: Change TLB mapping and free space allocation
arm64: versal-net Add dcc node and dcc in aliases for versal-net-ipp-rev1.9.dts
arm64: zynqmp: Disable Tri-state for SDIO
arm64: dts: zynqmp: make hw-ecc as the default ecc mode
mailbox: zynqmp: Enable Bufferless IPI usage on Versal-based SOCs
mailbox: zynqmp: Move buffered IPI setup to of_match selected routine
mailbox: zynqmp: Move of_match structure closer to usage
phy: xilinx-xhdmiphy: Configure retimer at FRL training linerate
video/hdmi: Add support for version 3 AVI Infoframe
phy: xilinx-xhdmiphy: Configure HDMIPHY in TMDS mode
drm: xlnx: hdmi: Set wait event flag for TMDS mode
drm: xlnx: hdmi: Fix TMDS clock calculation for RGB YUV422 YUV444 formats
phy: xilinx-xhdmiphy: Add pll-selection allowed range of values for GTYP/GTYE5
drm: xlnx: hdmi: Fix overwriting the max_frl_rate variable
drm: xlnx: hdmi: Downgrade the FRL rate when sink requests
drm: xlnx: hdmi: Fix lts2 state machine
drm: xlnx: hdmi: Implement xlnx_hdmi_frl_config function
drm: xlnx: hdmi: Implement streamdown callback function
drm: xlnx: hdmi: Add support for all FRL line rates
drm: xlnx: hdmi: Implement streamup callback function
drm: xlnx: hdmi: Implement connect callback function
drm: xlnx: hdmi: Set wait event flag in ltsp state
drm: xlnx: hdmi: Fix FRL link and video clock values
drm: xlnx: hdmi: Fix VTC macros as per the IP specification
phy: xilinx-xhdmiphy: Fix MMCM parameter values for GTYE5/GTYP
drm: xlnx: hdmi: Optimize phy configuration function calls
firmware: xilinx: Dont send linux address to get fpga config get status
|
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | | |
xilpm: versal_common: server: Add error message for PSM-PLM version conflict
lib: sw_services: versal_common: Add check for the IPI permission access in feature check API
lwip : Add lwip_dhcp_does_acd_check
sw_services:xilnvm:versalnet:Fix for MISRA-C Rule 8.3
sw_services:xilnvm:versalnet:Fix for coverity warning
sw_services:xilnvm:versalnet:Fix MISRA-C Rule 12.1
XilSkey: efuse status bits of ultrascale devices
srec_bootloader: Fix compilation error on Microblaze RISC-V
xilpm: versal: server: Skip NoC clock gating consideration during the boot
uartns550: Fix compilation warning of interrupt example
dp14txss:zcu102_pt_hdcp: Modified applicaiton to continue without hdcp incase of wrong password entered during fetching keys from EEPROM.
|
| | | |
| | | |
| | | |
| | | |
| | | |
| | | | |
fdt_generic_devices: Add phy aliases
arm_generic_fdt: Create ethernet phy in postinit
fdt_generic_util: Add a postinit call back
|
| | | |
| | | |
| | | |
| | | | |
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
| | | |
| | | |
| | | |
| | | | |
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | | |
30bed2b openamp: xlnx: Add vc-p and vn-p models
Signed-off-by: Ben Levinsky <ben.levinsky@amd.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | | |
Changelog:
Cleanup clangtidy warnings (#8057)
Providing a work-around to allocate instruction buffer in HIP (#8047)
SC warning fix on RAVE and xsabin extension warning fix on Versal (#8053)
aie-status reports fix (#8051)
VITIS-11503 - Dump instruction bo created from Elf so verification can be done (#8043)
VITIS-11503 - change elf section name from mc_code to control-packet (#8054)
Defining Mailbox Macro for QDMA to fix APU crash on RAVE (#8052)
revert sdr changes (#8049)
ML Timeline Plugin should read timestamp data before AIE Profile/Debug (#8045)
Signed-off-by: saumya garg <saumya.garg@amd.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | | |
openamp: xlnx: versal: match model parsing same as VNET
Signed-off-by: Ben Levinsky <ben.levinsky@amd.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | | |
zynqmp_pmufw: Update FPGA config reg status to use local buf
dp21txss: Add support for octa pixel mode
dp21txss: Add support for OctaPixel Mode
dp21rxss: Add support for OctaPixel Mode
dp21: Add support for octa pixel mode
dp21: Add support for OctaPixel Mode
dp21: Fix C++ warnings
dp14: Fix C++ warnings
sw_services:xilocp:Fix issue for getting swpcr data
sw_services:xilocp: Clear memory buffer after calculating PCR
xilplmi: Correct configuration read format for VP1902 device.
xilsem: Correct configuration read format for VP1902.
i2s: Fix C++ compilation errors
sw_services: xilcert: Fixed calculation of hash in serial field
xilsecure: fixed header inclusion in SDT flow
dfeofdm: Update hw version
emacps: Fix HwTail check in XEmacPs_BdRingFromHwRX
sw_services:xilnvm:Update validation check during additional PPK programming
BSP: riscv: Fix instruction cache APIs
dfeprach: Update device node name
usbpsu: Add doxygen and editorial fixes
sw_services: xilpm: Remove usage of GSW ERROR register in BISR code
esw: In SDT flow for the Microblaze processor, include libgloss in the link libraries by default
sw_services:xilskey:Add description for XILSKEY_PUF_KEK_REGEN_RDY_TIMEOUT
xilpm: versal_common: server: Remove PGGS2 and PGGS3 related code
|
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | | |
net: axienet: Correct tx_buff size when DRE is not enabled
clk: clocking-wizard: calculate dividers fractional parts
v4l: xilinx: dprxss: Fix xhdcp1x_rx_init() function declaration
v4l: xilinx: dprxss: Fix gcc warning
staging: xilinx_hdcp: Fix gcc warning
mtd: spi-nor: Use same bit mask macro in spi & spi-nor core
Revert "drivers: clk: zynqmp: add hack to use old algorithm for divider round rate"
fpga: Fix the reset handling
remoteproc: zynqmp_r5: Clean up support for Versal NET CTCM
mtd: spi-nor: Add support for BP3 at SR bit 5
mtd: spi-nor: Use params->size for flash size info
mtd: spi-nor: Avoid writing EAR register for flashes less than 16MB
mtd: spi-nor: Use nor->info->id[0] for manufacturer id
|
| | | |
| | | |
| | | |
| | | | |
driver:src:Softpartition boundary Isolation fixed
|
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | | |
Updated sysmonpsv to 4.2
Revert "sysmonpsv: Added SSIT Support"
BSP: riscv: Fix FPU context handling in trap handler
vphy: Added support for DP2.1
sw_services:xilocp:Fix review comments for XOcp_DmeXppuConfig
sw_services:xilloader:Fixed doxygen comments format
TPG: Addition of bool library in header file
bsp: cortexr52: Use PMU as default timer for Cortex-R52
sw_services: xilplmi: Fix MISRA-C violation 8.6
sw_services: xilplmi: Fix MISRA-C violation 2.2
sw_services: xilplmi: Fix MISRA-C violation 17.8
sw_services: xilplmi: Fix MISRA-C violation 10.3
mipicsiss: example: update GPIO address.
sw_apps: zynqmp_pmufw: Correct typo for SOM specific macro
dp21: Fix linking issues in C++
dp14: Fix linking issues in C++
dp12: Fix linking issues in C++
rfdc: NCO Frequency
xilplmi: added CDO debug prints
intc: Fix xintc_low_level_example for HW designs with fast interrupts
|
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | | |
VEK280 SDT QEMU doesn't come up with PLM, this to default
QEMU_HW_DTB_PS used from versal-generic.conf file doesn't work for
VEK280 machine conf file.
Fix QEMU PLM boot issue by setting the right QEMU_HW_DTB_PS to
board-versal-ps-vek280.dtb and also adjust the QB_MEM to 12GB
to match with board dtsi file, we need set same in QB_MEM
for QEMU boot.
Signed-off-by: Sandeep Gundlupet Raju <sandeep.gundlupet-raju@amd.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | | |
Update README with QB_MEM info to boot QEMU using SDT builds.
Also fix typo in README.
Signed-off-by: Sandeep Gundlupet Raju <sandeep.gundlupet-raju@amd.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | | |
VHK158 SDT QEMU doesn't come up with PLM, this to default
QEMU_HW_DTB_PS used from versal-generic.conf file doesn't work for
VHK158 machine conf file.
Fix QEMU PLM boot issue by setting the right QEMU_HW_DTB_PS to
board-versal-ps-vmk158.dtb and also adjust the QB_MEM to 32GB
as versal-vhk158-reva.dts has 32GB set, we need set same in QB_MEM
for QEMU boot.
Signed-off-by: Sandeep Gundlupet Raju <sandeep.gundlupet-raju@amd.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | | |
The SRCREV update contains below commits:
assists: generate_config_object: Enable user-driven customization of library options
assists: generate_config_object: Addressed the scenario where, not all masters are reset masters
lopper:assists:baremetallinker: Do not consider linear SPIs for memory tests
lopper:assists:gen_domain_dts: Remove axi_noc and noc_ddr4 IPs from linux ignore list
base: add expression to clock phandle description
Signed-off-by: Onkar Harsh <onkar.harsh@amd.com>
Signed-off-by: Mark Hatle <mark.hatle@amd.com>
|